4.7 Timing Requirements

over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V (unless otherwise noted)

-55°C to 125°C

-40°C to 85°C

UNIT

MIN

MAX

MIN

MAX

fclock

Clock frequency

71

81

MHz

tW

Pulse duration

CLK high or low

7

6

ns

CLR or PRE low

6.3

5.5

tsu

Setup time, before CLK↑

J or K

7.7

6.8

ns

th

Hold time, after CLK↑

J or K

0

0

ns

trec

Recovery time, before CLK↑

CLR ↑ or PRE↑

3.5

3.1

ns

4.8 Timing Requirements

over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V (unless otherwise noted)

-55°C to 125°C

-40°C to 85°C

UNIT

MIN

MAX

MIN

MAX

fclock

Clock frequency

100

114

MHz

tW

Pulse duration

CLK high or low

5

4.4

ns

CLR or PRE low

4.5

3.9

tsu

Setup time, before CLK↑

J or K

5.5

4.8

ns

th

Hold time, after CLK↑

J or K

0

0

ns

trec

Recovery time, before CLK↑

CLR ↑ or PRE↑

2.5

2.2

ns

4.9 Switching Characteristics

over recommended operating free-air temperature range, VCC = 1.5 V, CL = 50 pF (unless otherwise noted) (see Load Circuit

and Voltage Waveforms)

PARAMETER

FROM (INPUT)

TO (OUTPUT)

-55°C to 125°C

-40°C to 85°C

UNIT

MIN

MAX

MIN

MAX

fmax

8

9

MHz

tPLH

CLK

Q or Q

129

117

ns

CLR or PRE

153

139

tPHL

CLK

Q or Q

129

117

ns

CLR or PRE

153

139

4.10 Switching Characteristics

over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V, CL = 50 pF (unless otherwise noted) (see

Load Circuit and Voltage Waveforms)

PARAMETER

FROM (INPUT)

TO (OUTPUT)

-55°C to 125°C

-40°C to 85°C

UNIT

MIN

MAX

MIN

MAX

fmax

71

81

MHz

tPLH

CLK

Q or Q

3.6

14.4

3.7

13.1

ns

CLR or PRE

4.3

17.1

4.4

15.5

tPHL

CLK

Q or Q

3.6

14.4

3.7

13.1

ns

CLR or PRE

4.3

17.1

4.4

15.5

CD54AC109, CD74AC109

SCHS326A – JANUARY 2003 – REVISED DECEMBER 2024

www.ti.com

6

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: CD54AC109 CD74AC109