STM32U073RCU3 datasheet(8/146 Pages) STMICROELECTRONICS

8 / 146 page

3.4

Memories

3.4.1

Embedded flash memory

STM32U073x8/B/C devices feature up to 256 Kbytes of embedded flash memory available for storing code and

data.

Flexible protections can be configured thanks to option bytes:

•

Robust readout protection (RDP) with password-based regression (128-bit PSWD). Three protections level

states are available:

–

Level 0: no readout protection

–

Level 1: memory readout protection: the flash memory cannot be read from or written to if either

debug features are connected, boot in RAM or bootloader is selected

–

Level 2: chip readout protection: debug features (Cortex-M0+ serial wire), boot in RAM and

bootloader selection are disabled. This selection is irreversible.

Refer to Table 2 for the memory area access versus the RDP protection level.

•

Write protection (WRP): the protected area is protected against erasing and programming. Two areas per

bank can be selected, with 2-Kbyte granularity.

Table 2. Access status versus readout protection level and execution modes

Area

Protection

level

User execution

Debug, boot from RAM or boot from

system memory (loader)

Read

Write

Erase

Read

Write

Erase

User memory

Yes

N/A

System

memory

Yes

N/A

Option

memory

Yes

N/A

Backup

memory

Yes

N/A(1)

Yes

N/A

1. Erased upon RDP change from Level 1 to Level 0.

The whole nonvolatile memory embeds the error correction code (ECC) feature supporting:

•

Single error detection and correction

•

Double error detection

•

Readout of the ECC fail address from the ECC register

Securable area

A part of the flash memory can be hidden from the application once the code it contains is executed. As soon as

the security is enabled on the securable area through the FLASH_HDPCR and FLASH_SECR registers, the

securable memory cannot be accessed until the system resets. The securable area generally contains the secure

boot code to execute only once at boot. This helps to isolate secret code from untrusted application code.

3.4.2

Embedded SRAM

STM32U073x8/B/C devices have 40-Kbyte SRAM with hardware parity check. Hardware parity check allows

memory data errors to be detected, which contributes to increasing functional safety of applications.

STM32U073x8/B/C

Functional overview

DS14548 - Rev 2

page 8/146

STM32U073RCU3 Datasheet(PDF) 8 Page - STMicroelectronics

STM32U073RCU3 Datasheet(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL