| Electronic Components Datasheet Search |
|
STM32U073RCY6 Datasheet(PDF) 96 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U073RCY6 Datasheet(HTML) 96 Page - STMicroelectronics |
|
96 / 146 page ![]() Symbol Parameter Conditions Min Typ Max Unit IDDA(DAC) DAC consumption from VDDA DAC output buffer OFF No load, middle code (0x800) µA - - 0.2 Sample and hold mode, CSH = 100 nF - 315 ₓ Ton/ (Ton+Toff)(3) 670 ₓ Ton/ (Ton+Toff)(3) IDDV(DAC) DAC consumption from VREF+ DAC output buffer ON No load, middle code (0x800) - 185 240 µA No load, worst code (0xF1C) - 340 400 DAC output buffer OFF No load, middle code (0x800) - 155 205 Sample and hold mode, buffer ON, CSH = 100 nF, worst case - 185 ₓ Ton/ (Ton+Toff)(3) 400 ₓ Ton/ (Ton+Toff)(3) Sample and hold mode, buffer OFF, CSH = 100 nF, worst case - 155 ₓ Ton/ (Ton+Toff)(3) 205 ₓ Ton/ (Ton+Toff)(3) 1. In buffered mode, the output can overshoot above the final value for low input code (starting from min value). 2. Refer to Table 64. I/O static characteristics. 3. Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to RM0503 reference manual for more details. Figure 28. 12-bit buffered / non-buffered DAC 12-bit digital-to-analog converter Buffered/non-buffered DAC DAC_OUTx RLOAD CLOAD Buffer(1) (1) The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register. 1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register. . Table 77. DAC accuracy Specified by design, not tested in production. Symbol Parameter Conditions Min Typ Max Unit DNL Differential non linearity(1) DAC output buffer ON - - ±2 LSB DAC output buffer OFF - - ±2 - monotonicity 10 bits guaranteed INL Integral non linearity(2) DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ - - ±4 DAC output buffer OFF CL ≤ 50 pF, no RL - - ±4 STM32U073x8/B/C Electrical characteristics DS14548 - Rev 2 page 96/146 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |