ADS5295IPFP datasheet(49/93 Pages) TI2

49 / 93 page

ADS5295

www.ti.com

SBAS595 – DECEMBER 2012

D15

D14

D13

D12

D11

D10

ENABLE 46

FALL_SDR

BIT_SER_SEL

EN_MSB_

EN_SDR

BTC_MODE

EN_2WIRE

FIRST

All bits default to '0' after reset. Note that bit D15 must be set to '1' to enable bits D[13:0].

Bit D15

ENABLE 46

This bit enables register 46h.

Bit D14

Must write '0'

Bit D13

FALL_SDR

0 = The LCLK rising or falling edge comes at the edge of the data window when operating in

SDR output mode

1 = The LCLK rising or falling edge comes in the middle of the data window when operating

in SDR output mode

Bit D12

Must write '0'

Bits D[11:8]

BIT_SER_SEL

0001 = 10-bit serialization mode enabled

0010 = 12-bit serialization mode enabled

0100 = 14-bit serialization mode enabled

1000 = 16-bit serialization mode enabled

Do not use any other bit combinations.

Bits D[7:5]

Must write '0'

Bit D4

EN_SDR

0 = DDR bit clock

1 = SDR bit clock

Bit D3

EN_MSB_FIRST

0 = LSB first

1 = MSB first

Bit D2

BTC_MODE

0 = Binary offset (ADC data output format)

1 = Twos complement (ADC data output format)

Bit D1

Must write '0'

Bit D0

EN_2WIRE

0 = One-wire LVDS output

1 = Two-wire LVDS output

Submit Documentation Feedback

Product Folder Links: ADS5295

ADS5295IPFP Datasheet(PDF) 49 Page - Texas Instruments

ADS5295IPFP Datasheet(HTML) 49 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Download

Link URL