Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DAC7760IPWPR Datasheet(PDF) 41 Page - Texas Instruments

Part # DAC7760IPWPR
Description  DACx760 Single-Channel, 12- and 16-Bit Programmable Current and Voltage Output Digital-to-Analog Converters for 4-mA to 20-mA Current-Loop Applications
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DAC7760IPWPR Datasheet(HTML) 41 Page - Texas Instruments

Back Button DAC7760IPWPR Datasheet HTML 37Page - Texas Instruments DAC7760IPWPR Datasheet HTML 38Page - Texas Instruments DAC7760IPWPR Datasheet HTML 39Page - Texas Instruments DAC7760IPWPR Datasheet HTML 40Page - Texas Instruments DAC7760IPWPR Datasheet HTML 41Page - Texas Instruments DAC7760IPWPR Datasheet HTML 42Page - Texas Instruments DAC7760IPWPR Datasheet HTML 43Page - Texas Instruments DAC7760IPWPR Datasheet HTML 44Page - Texas Instruments DAC7760IPWPR Datasheet HTML 45Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 69 page
background image
Table 8-15 shows the register read addresses available on the DACx760 devices.
Table 8-15. Register Read Address Functions
READ
ADDRESS(1)
FUNCTION
XX XX00
Read status register
XX XX01
Read DAC data register
XX XX10
Read control register
00 1011
Read configuration register
01 0011
Read DAC gain calibration register
01 0111
Read DAC zero calibration register
(1)
X denotes don't care bits.
8.5.1.4 Stand-Alone Operation
SCLK can operate in either continuous or burst mode as long as the LATCH rising edge occurs after the
appropriate number of SCLK cycles. Providing more than or less than 24 SCLK cycles before the rising edge of
LATCH results in incorrect data being programmed into the device registers and incorrect data sent out on SDO.
The rising edge of SCLK that clocks in the MSB of the 24-bit input frame marks the beginning of the write cycle,
and data are written to the addressed registers on the rising edge of LATCH.
8.5.1.5 Multiple Devices on the Bus
Communication with the device is not directly gated by LATCH; therefore, do not connect multiple devices in
parallel without gating SCLK. Figure 8-9 shows two devices with SCLK gated for each device.
SCLK
DIN
DOUT
CS2
Microcontroller
CS1
Device 1
SCLK
LATCH1
SDO
DIN
Device 2
SCLK
LATCH2
SDO
DIN
Figure 8-9. Multiple Devices on the Bus Using Gated SCLK
The microcontroller uses two chip select lines, one for each LATCH pin. Each line is used to gate the SCLK for
communication for each device.
www.ti.com
DAC7760, DAC8760
SBAS528D – JUNE 2013 – REVISED DECEMBER 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
41
Product Folder Links: DAC7760 DAC8760



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com