Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DRV8833PWPR Datasheet(PDF) 3 Page - Texas Instruments

Part # DRV8833PWPR
Description  DRV8833 Dual H-Bridge Motor Driver
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DRV8833PWPR Datasheet(HTML) 3 Page - Texas Instruments

  DRV8833PWPR Datasheet HTML 1Page - Texas Instruments DRV8833PWPR Datasheet HTML 2Page - Texas Instruments DRV8833PWPR Datasheet HTML 3Page - Texas Instruments DRV8833PWPR Datasheet HTML 4Page - Texas Instruments DRV8833PWPR Datasheet HTML 5Page - Texas Instruments DRV8833PWPR Datasheet HTML 6Page - Texas Instruments DRV8833PWPR Datasheet HTML 7Page - Texas Instruments DRV8833PWPR Datasheet HTML 8Page - Texas Instruments DRV8833PWPR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 30 page
background image
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
AIN1
AIN2
VINT
GND
VM
VCP
BIN2
BIN1
BOUT1
nFAULT
BOUT2
BISEN
AISEN
AOUT2
AOUT1
nSLEEP
1
2
3
4
12
11
10
9
GND
(PPAD)
VINT
GND
VM
VCP
BOUT2
BISEN
AOUT2
AISEN
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
GND
(PPAD)
AIN1
AIN2
VINT
GND
VM
VCP
BIN2
BIN1
BOUT1
nFAULT
BOUT2
BISEN
AISEN
AOUT2
AOUT1
nSLEEP
DRV8833
www.ti.com
SLVSAR1E – JANUARY 2011 – REVISED JULY 2015
5 Pin Configuration and Functions
PWP Package
RTY Package
16-Pin HTSSOP
16-Pin WQFN
Top View
Top View
PW Package
16-Pin TSSOP
Top View
Pin Functions
PIN
EXTERNAL COMPONENTS
I/O(1)
DESCRIPTION
HTSSOP,
OR CONNECTIONS
NAME
WQFN
TSSOP
POWER AND GROUND
11
Device ground. HTSSOP package
Both the GND pin and device PowerPAD
GND
13
—
PPAD
has PowerPAD.
must be connected to ground.
Bypass to GND with 2.2-
μF, 6.3-V
VINT
12
14
—
Internal supply bypass
capacitor.
Connect to motor supply. A 10-µF
VM
10
12
—
Device power supply
(minimum) ceramic bypass capacitor to
GND is recommended.
Connect a 0.01-
μF, 16-V (minimum) X7R
VCP
9
11
IO
High-side gate drive voltage
ceramic capacitor to VM.
CONTROL
Logic input controls state of AOUT1.
AIN1
14
16
I
Bridge A input 1
Internal pulldown.
Logic input controls state of AOUT2.
AIN2
13
15
I
Bridge A input 2
Internal pulldown.
Logic input controls state of BOUT1.
BIN1
7
9
I
Bridge B input 1
Internal pulldown.
Logic input controls state of BOUT2.
BIN2
8
10
I
Bridge B input 2
Internal pulldown.
Logic high to enable device, logic low to
nSLEEP
15
1
I
Sleep mode input
enter low-power sleep mode and reset all
internal logic. Internal pulldown.
(1)
I = Input, O = Output, OZ = Tri-state output, OD = Open-drain output, IO = Input/output
Copyright © 2011–2015, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: DRV8833



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com