LM46002PWPRG4 datasheet(6/54 Pages) TI2

6 / 54 page

LM46002

SNVSA13C – APRIL 2014 – REVISED APRIL 2019

www.ti.com

Product Folder Links: LM46002

Submit Documentation Feedback

Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature (TJ) range of –40°C to +125°C, unless otherwise stated.

Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most

likely parametric norm at TJ = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following

conditions apply: VIN = 24 V, VOUT = 3.3 V, FS = 500 kHz.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

(1)

Ensured by design. Not production tested.

(2)

Measured at package pins.

VOLTAGE REFERENCE (FB PIN)

VFB

Feedback voltage

TJ = 25°C

1.004

1.011

1.018

TJ = –40°C to 125°C

0.994

1.011

1.030

ILKG-FB

Input leakage current at FB pin

FB = 1.011 V

0.2

THERMAL SHUTDOWN

TSD

(1)

Thermal shutdown

Shutdown threshold

160

°C

Recovery threshold

150

CURRENT LIMIT AND HICCUP

IHS-LIMIT

Peak inductor current limit

3.6

4.5

ILS-LIMIT

Valley inductor current limit

1.8

2.05

2.3

SOFT START (SS/TRK PIN)

ISSC

Soft-start charge current

1.17

2.75

µA

RSSD

Soft-start discharge resistance

UVLO, TSD, OCP, or EN = 0 V

kΩ

POWER GOOD (PGOOD PIN)

VPGOOD-HIGH

Power-good flag overvoltage tripping

threshold

% of FB voltage

110%

113%

VPGOOD-LOW

Power-good flag undervoltage tripping

threshold

% of FB voltage

80%

88%

VPGOOD-HYS

Power-good flag recovery hysteresis

% of FB voltage

RPGOOD

PGOOD pin pulldown resistance when

power bad

VEN = 3.3 V

150

VEN = 0 V

150

350

MOSFETS(2)

RDS-ON-HS

High-side MOSFET ON-resistance

IOUT = 1 A

VBIAS = VOUT = 3.3 V

210

mΩ

RDS-ON-LS

Low-side MOSFET ON-resistance

IOUT = 1 A

VBIAS = VOUT = 3.3 V

110

mΩ

6.6 Timing Requirements

MIN

NOM

MAX

UNIT

CURRENT LIMIT AND HICCUP

NOC

Hiccup wait cycles when LS current limit tripped

Cycles

TOC

Hiccup retry delay time

5.5

SOFT START (SS/TRK PIN)

TSS

Internal soft-start time when SS pin open circuit

4.1

POWER GOOD (PGOOD PIN)

TPGOOD-RISE Power-good flag rising transition deglitch delay

220

µs

TPGOOD-FALL Power-good flag falling transition deglitch delay

220

µs

LM46002PWPRG4 Datasheet(PDF) 6 Page - Texas Instruments

LM46002PWPRG4 Datasheet(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL