Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCM5121 Datasheet(PDF) 11 Page - Texas Instruments

Part # PCM5121
Description  PCM512x 2-VRMS DirectPath™, 112-dB and 106-dB Audio Stereo DACs With 32-Bit, 384-kHz PCM Interface
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PCM5121 Datasheet(HTML) 11 Page - Texas Instruments

Back Button PCM5121 Datasheet HTML 7Page - Texas Instruments PCM5121 Datasheet HTML 8Page - Texas Instruments PCM5121 Datasheet HTML 9Page - Texas Instruments PCM5121 Datasheet HTML 10Page - Texas Instruments PCM5121 Datasheet HTML 11Page - Texas Instruments PCM5121 Datasheet HTML 12Page - Texas Instruments PCM5121 Datasheet HTML 13Page - Texas Instruments PCM5121 Datasheet HTML 14Page - Texas Instruments PCM5121 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 121 page
background image
XSMT
0.9 * DV
DD
t
r
t
f
<20ns
<20ns
0.1 * DV
DD
tSCKH
System Clock
(SCK)
tSCKL
"L"
"H"
0.3*DVDD
0.7*DVDD
tSCY
11
PCM5121, PCM5122
www.ti.com
SLAS763C – AUGUST 2012 – REVISED OCTOBER 2018
Product Folder Links: PCM5121 PCM5122
Submit Documentation Feedback
Copyright © 2012–2018, Texas Instruments Incorporated
7.6 Timing Requirements: SCK Input
Figure 1 shows the timing requirements for the system clock input. For optimal performance, use a clock source with low
phase jitter and noise.
MIN
NOM
MAX
UNIT
tSCY
System clock pulse cycle time
20
1000
ns
tSCKH
System clock pulse width, high
DVDD = 1.8 V
8
ns
DVDD = 3.3 V
9
tSCKL
System clock pulse width, low
DVDD = 1.8 V
8
ns
DVDD = 3.3 V
9
7.7 Timing Requirements: XSMT
MIN
NOM
MAX
UNIT
tr
Rise time
20
ns
tf
Fall time
20
ns
(1)
One sample time is defined as the reciprocal of the sampling frequency. 1 × tS = 1 / fS
(2)
With the appropriate P coefficient setting, the PLL accepts up to 50 MHz. This clock is then divided to meet the
≤ 20-MHz requirement.
See PLL Calculation.
7.8 Switching Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DATA FORMAT (PCM MODE)
Audio data interface format
I2S, left-justified, right-justified, and
TDM
Audio data bit length
16, 20, 24, 32-bit acceptable
Audio data format
MSB first, twos-complement
fS
Sampling frequency(1)
8
384
kHz
CLOCKS
System clock frequency
64, 128, 192, 256, 384, 512, 768,
1024, 1152, 1536, 2048, or 3072
fSCK, up to 50 Mhz
PLL input frequency (2)
Clock divider uses fractional divide
D > 0, P=1
6.7
20
MHz
Clock divider uses integer divide
D = 0, P=1
1
20
MHz
Figure 1. Timing Requirements for SCK Input
Figure 2. XSMT Timing for Soft Mute and Soft Un-Mute



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com