Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

XIO2001IPNP Datasheet(PDF) 101 Page - Texas Instruments

Part # XIO2001IPNP
Description  XIO2001 PCI Express to PCI Bus Translation Bridge
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

XIO2001IPNP Datasheet(HTML) 101 Page - Texas Instruments

Back Button XIO2001IPNP Datasheet HTML 97Page - Texas Instruments XIO2001IPNP Datasheet HTML 98Page - Texas Instruments XIO2001IPNP Datasheet HTML 99Page - Texas Instruments XIO2001IPNP Datasheet HTML 100Page - Texas Instruments XIO2001IPNP Datasheet HTML 101Page - Texas Instruments XIO2001IPNP Datasheet HTML 102Page - Texas Instruments XIO2001IPNP Datasheet HTML 103Page - Texas Instruments XIO2001IPNP Datasheet HTML 104Page - Texas Instruments XIO2001IPNP Datasheet HTML 105Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 145 page
background image
8.5.13 Secondary Header Log Register
The secondary header log register stores the transaction address and command for the PCI bus cycle that led to
the most recently detected error condition. Offset 13Ch accesses register bits 31:0. Offset 140h accesses
register bits 63:32. Offset 144h accesses register bits 95:64. Offset 148h accesses register bits 127:96. See
Table 8-73 for a complete description of the register contents.
PCI Express extended register offset:
13Ch, 140h, 144h, and 148h
Register type:
Read-only
Default value:
0000 0000h
BIT NUMBER
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
111
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 8-73. Secondary Header Log Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
127:64(1) ADDRESS
RU
Transaction address. The 64-bit value transferred on AD[31:0] during the first and second
address phases. The first address phase is logged to 95:64 and the second address phase
is logged to 127:96. In the case of a 32-bit address, bits 127:96 are set to 0.
63:44
RSVD
R
Reserved. Returns 0 0000h when read.
43:40(1)
UPPER_CMD
RU
Transaction command upper. Contains the status of the C/BE terminals during the second
address phase of the PCI transaction that generated the error if using a dual-address cycle.
39:36(1)
LOWER_CMD
RU
Transaction command lower. Contains the status of the C/BE terminals during the first
address phase of the PCI transaction that generated the error.
35:0
TRANS_ATTRIBU
TE
R
Transaction attribute. Because the bridge does not support the PCI-X attribute transaction
phase, these bits have no function, and return 0 0000 0000h when read.
(1)
These bits are reset by a PCI Express reset ( PERST), a GRST, or the internally-generated power-on reset.
www.ti.com
XIO2001
SCPS212J – MAY 2009 – REVISED JANUARY 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
101
Product Folder Links: XIO2001



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com