Table 6-1. FRAM Data Memory Map (continued)

ADDRESS RANGE

TYPE (1)

DESCRIPTION

PROTECTION CODES (NOTES)

1F00h to 1F9Fh

R/(W)

Data Memory Pages 248 to 252 (Block 31)

(Protection controlled by address 1FBFh)

(1)

R = Read, W = Write

6.3.2 FRAM Status Memory

As shown in Table 6-1, the data memory of the TMF0064 consists of 32 contiguous blocks of FRAM memory.

Blocks 0 to 30 are 256 bytes each, formed by eight adjacent memory pages. Block 31 is 160 bytes, formed by

five adjacent memory pages (a data memory page is 32 adjacent memory bytes).

In addition to the data memory, the TMF0064 consists of the status memory starting at address 1FA0h as shown

in Table 6-2. The register page in the status memory consists of 32 protection control bytes and one byte each to

lock the memory block and the register page.

The 32 protection control bytes and the memory block lock byte together control the access to the 32 data

memory blocks. By default, the memory blocks are set to open access. A protection byte value of 55h sets

the corresponding memory block to write protection mode, whereas a protection byte value of AAh sets the

corresponding memory block to EPROM mode.

If the memory block lock byte is programmed to either 55h or AAh, copy protection is set for all write-protected

data memory blocks (memory blocks in EPROM mode are not affected). Similarly, if the register page lock byte

is programmed to either 55h or AAh, copy protection is set for the entire register page.

In FRAM devices, digital information is stored as polarization in a dielectric. Polarization can be lost at a

temperature-dependent rate; the higher the temperature the higher the de-polarization rate. This rule determines

the data retention in the Electrical Characteristics table.

Setting a memory location into write protection mode allows the copy-scratch pad operation, but prevents data

from being changed. This allows memory to be reprogrammed with the same data, refreshing the polarization for

data retention longevity.

As compared to write protection, copy protection blocks the copy-scratchpad function. Only use the copy-protect

feature after setting all write-protected blocks and associated protection control bytes to the final values. Note

that copy protection does not prevent copying data across devices. When set to 55h or AAh, the protection

control registers and the lock bytes self-write-protect. Any other setting allows unrestricted write access.

Addresses 1FC3h and 1FC4h are available for programming an optional manufacturer ID. These values are

read by the host, for example, to associate an end-user product with a TMF0064. At address 1FC2h, the

TMF0064 stores a byte for locking the manufacturer ID, with a default value of 00h. After writing AAh or 55h to

this location, the manufacturer ID and lock byte are permanently write protected.

Table 6-2. FRAM Status Memory Map

ADDRESS RANGE

TYPE (1)

DESCRIPTION

PROTECTION CODES (NOTES)

1FA0h

R/(W)

Protection Control Byte (Block 0)

55h: Write Protect Block 0

AAh: EPROM Mode Block 0

55h or AAh: Write Protect 1FA0h

1FA1h

R/(W)

Protection Control Byte (Block 1)

55h: Write Protect Block 1

AAh: EPROM Mode Block 1

55h or AAh: Write Protect 1FA1h

1FA2h

R/(W)

Protection Control Byte (Block 2)

55h: Write Protect Block 2

AAh: EPROM Mode Block 2

55h or AAh: Write Protect 1FA2h

1FA3h

R/(W)

Protection Control Byte (Block 3)

55h: Write Protect Block 3

AAh: EPROM Mode Block 3

55h or AAh: Write Protect 1FA3h

www.ti.com

TMF0064

SLVSJQ6 – SEPTEMBER 2025

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

9

Product Folder Links: TMF0064