69 of 70
RF6001
Rev A3 DS050929
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
Part of the POLARIS™ TOTAL RADIO™ Solution
Revision Data
Rev
Eng
Changes
Prelim 040414
LY
Specification Table
Power Supply, Maximum Current by Pin: added four rows under this heading.
Application Information
Power Supplies and Control Signals: replaced with “General Purpose Output Control” and “Power Supplies and
Control Signals”.
Register Tables
RF6001 Register Map, Calibration (CAL): changed data from “CAL5(17:0)” to “CAL(17:0)”.
RF6001 Register Map, TX Data (TXDT): deleted row.
RF6001 Register Map, Calibration 2 (CAL2): added row.
RF6001 Register Map, BLANK (BLANK): added row.
RF6001 Register Map, DELAY (DELAY): added row.
RF6001 Register Map, D_FILL (D_FILL): added row.
RF6001 Register Map, TX_DLY (TX_DLY): added row.
Prelim 040310
LY
Initial Datasheet. (Based on 6001-29, revision code Prelim 040309.) Reasons for new revision:
• Improved OSCO driver swing and load capability. (The level of the clock drive was too low into the capacitive
load which was presented to it by some customers. The specification on this revision is to be able to drive a
capacitive load up to 30pF.)
• The TXDT register was removed.
• Changed default value of TLOCK to “3’d3”.
• Added MSKSEL bit in CFG1(11).
• PLL and phase detector changes to improve slew rate and overall settle time. (KV_DEF is now used for KV_VAL
during KV calibration.)
• AFC DAC output is tri-stated when DAC2EN bit is low.
Specification Table
PLL Specification, Frequency Range, internal: added line with min specification of “0MHz” and max specification
of “2100MHz”.
PLL Specification, Frequency Range, FIN Pin: existing line with min specification of “0MHz” and max specification
of “550MHz”.
Oscillator Output Buffer, Output Voltage (VOUT): changed min specification from “600mVP-P” to “800mVP-P”.
Oscillator Output Buffer, Load Capacitance: changed min specification from “1pF” to “5pF”, and max specifica-
tion from “10pF” to “30pF”.
DAC1 and DAC2 Specifications, DAC2 (AFC) Tri-State Output Impedance: added.
Application Information
Transmit Modulation Interface Digital Mode: added second and fourth paragraphs.
Addition of Delay on MCK: added.
Transmit Test Modes: changed to “Transmit Test Mode”; first paragraph updated to reflect single test mode, and
“TXTEST=1, TXTM=0” added to first paragraph; “TXTEST=1, TXTM=1” section removed.
Register Tables
CFG1, CFG1(11:10): changed to “CFG1(10)”.
CFG1, CFG1(11): added as “MCKSEL” bit.
PLLx1, PLLLx1(11:9): default value changed from “0” to “3h”.
TXDT: table removed.
Prelim 040317
LY
Application Information
Synthesizer Information, VCO’s: replaced two paragraphs following table with one paragraph; updated diagram.
Rev A0 040930
JM
Banner: Changed from “Proposed” to “Preliminary”.
PCB Design Requirements: added.
Rev A1 041118
JM
Banner: “Preliminary” banner removed.
Trademark Information: added.
Rev A2 050602
PB
Application Information
Analog I/Q Mode: replaced first paragraph with seven new paragraphs and a table.
Register Tables
TXMOD, TXMOD(7:4): changed equation.
TXMOD, TXMOD(3:0): changed equation.
Rev A3 050929
Admin
“RoHS-Compliant & Pb-Free” notation and RoHS information added.
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
