Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA9537DP Datasheet(PDF) 5 Page - NXP Semiconductors

Part # PCA9537DP
Description  4-bit I²C-bus and SMBus low power I/O port with interrupt and 4-bit I2C-bus and SMBus low power I/O port with interrupt and
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA9537DP Datasheet(HTML) 5 Page - NXP Semiconductors

  PCA9537DP Datasheet HTML 1Page - NXP Semiconductors PCA9537DP Datasheet HTML 2Page - NXP Semiconductors PCA9537DP Datasheet HTML 3Page - NXP Semiconductors PCA9537DP Datasheet HTML 4Page - NXP Semiconductors PCA9537DP Datasheet HTML 5Page - NXP Semiconductors PCA9537DP Datasheet HTML 6Page - NXP Semiconductors PCA9537DP Datasheet HTML 7Page - NXP Semiconductors PCA9537DP Datasheet HTML 8Page - NXP Semiconductors PCA9537DP Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 25 page
background image
NXP Semiconductors
PCA9537
4-bit I2C-bus and SMBus low power I/O port with interrupt and reset
Legend: * default value.
Bit
Symbol
Access
Value
Description
3
O3
R
1*
2
O2
R
1*
1
O1
R
1*
0
O0
R
1*
reflects outgoing logic levels of pins defined as outputs
by Register 3
Table 6. Register 1 - Output Port register bit description...continued
6.2.4 Register 2 - Polarity Inversion register
This register allows the user to invert the polarity of the Input Port register data. If a bit in
this register is set (written with 1), the corresponding Input Port data is inverted. If a bit in
this register is cleared (written with a 0), the Input Port data polarity is retained.
Legend: * default value.
Bit
Symbol
Access
Value
Description
7
N7
R/W
0*
6
N6
R/W
0*
5
N5
R/W
0*
4
N4
R/W
0*
not used
3
N3
R/W
0*
2
N2
R/W
0*
1
N1
R/W
0*
0
N0
R/W
0*
inverts polarity of Input Port register data
0 = Input Port register data retained (default value)
1 = Input Port register data inverted
Table 7. Register 2 - Polarity Inversion register bit description
6.2.5 Register 3 - Configuration register
This register configures the directions of the I/O pins. If a bit in this register is set, the
corresponding port pin is enabled as an input with high-impedance output driver. If a bit in
this register is cleared, the corresponding port pin is enabled as an output. At reset, the I/
Os are configured as inputs.
Legend: * default value.
Bit
Symbol
Access
Value
Description
7
C7
R/W
1*
6
C6
R/W
1*
5
C5
R/W
1*
4
C4
R/W
1*
not used
3
C3
R/W
1*
2
C2
R/W
1*
1
C1
R/W
1*
0
C0
R/W
1*
configures the directions of the I/O pins
0 = corresponding port pin enabled as an output
1 = corresponding port pin configured as an
input (default value)
Table 8. Register 3 - Configuration register bit description
PCA9537
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 7 — 8 September 2021
COMPANY PUBLIC
5 / 25



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com