Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPF0900AMBA2ES Datasheet(PDF) 171 Page - NXP Semiconductors

Part # MPF0900AMBA2ES
Description  Nine-channel power management IC with advanced system safety monitoring
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPF0900AMBA2ES Datasheet(HTML) 171 Page - NXP Semiconductors

Back Button MPF0900AMBA2ES Datasheet HTML 167Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 168Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 169Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 170Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 171Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 172Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 173Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 174Page - NXP Semiconductors MPF0900AMBA2ES Datasheet HTML 175Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 171 / 205 page
background image
NXP Semiconductors
PF09
Nine-channel power management IC with advanced system safety monitoring
OTP_BGM_RSTB[1:0]
BGMON RSTB debounce
10
100 μs
11
500 μs
Table 222. BGMON RSTB debounce time to assert RSTB via the DMS...continued
The BGM_CUTOFF[1:0] bits set the debounce time before the DMS sends a critical fault notification and
disables the power stages of the voltage regulators.
OTP_BGM_CUTOFF[1:0]
BGMON power cutoff debounce
00
No Power Cutoff
01
10 μs
10
100 μs
11
500 μs
Table 223. BGMON debounce time to enable the power cutoff via the DMS
14.12.2.3 VDIG_OV monitor fault protection
When the DMS detects a fault condition on the VDIG_OV monitor, the DMS will assert the FS0B output and the
VDIG_OV_I interrupt will be set. If the VDIG_OV fault condition is temporary, no critical fault will be generated,
but the VDIG_OV_I flag and the FS0B output remain asserted until the MCU is able to clear the VDIG_OV flag
and release the FS0B.
If the VDIG OV fault condition is persistent, the OTP_VDIGOV_RSTB[1:0] bits set the debounce time before the
DMS sends a critical fault to assert the RSTB pin.
OTP_VDIGOV_RSTB[1:0]
VDIG OV RSTB debounce
00
No Assertion
01
10 μs
10
100 μs
11
500 μs
Table 224. VDIG_OV debounce time to assert RSTB via the DMS
If the VDIG OV fault condition is persistent, the OTP_VDIGOV_CUTOFF[1:0] bits set the debounce time before
the DMS sends a critical fault to disable the power stages of the voltage regulators.
OTP_VDIGOV_CUTOFF[1:0]
VDIG OV power cutoff debounce
00
No power cutoff
01
10 μs
10
100 μs
11
500 μs
Table 225. VDIG_OV debounce time to enable the power cutoff via the DMS
PF09
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 1.3 — 16 December 2025
Document feedback
171 / 205



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com