
PRELIMINARY
CY28341-3
Document #: 38-07580 Rev. **
Page 8 of 19
Dial-A-Frequency Feature
SMBus Dial-a-Frequency feature is available in this device via
Byte7 and Byte9.
P is a PLL constant that depends on the frequency selection
prior to accessing the Dial-a-Frequency feature.
Spread Spectrum Clock Generation (SSCG)
Spread Spectrum is enabled/disabled via SMBus register
Byte 1, Bit 7.
Byte 7: Dial-a-Frequency Control Register N
Bit
@Pup
Pin#
Name
Description
7
0
Reserved
Reserved for device function test.
6
0
N6, MSB
These bits are for programming the PLL's internal N register. This access
allows the user to modify the CPU frequency at very high resolution
(accuracy). All other synchronous clocks (clocks that are generated from
the same PLL, such as PCI) remain at their existing ratios relative to the
CPU clock.
50
N5
40
N4
30
N3
20
N2
10
N3
00
N0, LSB
Byte 8: Silicon Signature Register (all bits are read-only)
Bit
@Pup
Pin#
Name
Description
7
0
Revision_ID3
Revision ID bit [3]
6
0
Revision_ID2
Revision ID bit [2]
5
0
Revision_ID1
Revision ID bit [1]
4
0
Revision_ID0
Revision ID bit [0]
3
1
Vendor_ID3
Cypress’s Vendor ID bit [3].
2
0
Vendor_ID2
Cypress’s Vendor ID bit [2].
1
0
Vendor_ID1
Cypress’s Vendor ID bit [1].
0
0
Vendor_ID0
Cypress’s Vendor ID bit [0].
Byte9: Dial-A-Frequency Control Register R
Bit
@Pup
Pin#
Name
Description
7
0
Reserved
Reserved
6
0
R5, MSB
These bits are for programming the PLL's internal R register. This access
allows the user to modify the CPU frequency at very high resolution
(accuracy). All other synchronous clocks (clocks that are generated from the
same PLL, such as PCI) remain at their existing ratios relative to the CPU
clock.
50
R4
40
R3
30
R2
20
R1
10
R0
00
DAF_ENB
R and N register mux selection. 0 = R and N values come from the ROM.
1 = data is load from DAF (SMBus) registers.
Table 8.
FS(4:0)
P
XXXXX
96016000
Table 9. Spread Spectrum Table
Mode
SST1
SST0
% Spread
0
0
0
–1.5%
0
0
1
–1.0%
0
1
0
–0.7%
0
1
1
–0.5%
1
0
0
±0.75%
1
0
1
±0.5%
1
1
0
±0.35%
1
1
1
±0.25%