Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M45PE16-VMP6TP Datasheet(PDF) 21 Page - Numonyx B.V

Part # M45PE16-VMP6TP
Description  16 Mbit, low-voltage, Page-Erasable Serial Flash memory with byte alterability and a 50 MHz SPI bus interface
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

M45PE16-VMP6TP Datasheet(HTML) 21 Page - Numonyx B.V

Back Button M45PE16-VMP6TP Datasheet HTML 17Page - Numonyx B.V M45PE16-VMP6TP Datasheet HTML 18Page - Numonyx B.V M45PE16-VMP6TP Datasheet HTML 19Page - Numonyx B.V M45PE16-VMP6TP Datasheet HTML 20Page - Numonyx B.V M45PE16-VMP6TP Datasheet HTML 21Page - Numonyx B.V M45PE16-VMP6TP Datasheet HTML 22Page - Numonyx B.V M45PE16-VMP6TP Datasheet HTML 23Page - Numonyx B.V M45PE16-VMP6TP Datasheet HTML 24Page - Numonyx B.V M45PE16-VMP6TP Datasheet HTML 25Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 45 page
background image
M45PE16
Instructions
21/45
6.4
Read Status Register (RDSR)
The Read Status Register (RDSR) instruction allows the Status Register to be read. The
Status Register may be read at any time, even while a Program, Erase or Write cycle is in
progress. When one of these cycles is in progress, it is recommended to check the Write In
Progress (WIP) bit before sending a new instruction to the device. It is also possible to read
the Status Register continuously, as shown in Figure 9.
The status bits of the Status Register are as follows:
6.4.1
WIP bit
The Write In Progress (WIP) bit indicates whether the memory is busy with a Write, Program
or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is
in progress.
6.4.2
WEL bit
The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.
When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable
Latch is reset and no Write, Program or Erase instruction is accepted.
Figure 9.
Read Status Register (RDSR) instruction sequence and data-out
sequence
Table 5.
Status Register Format
b7
b0
0
0
0
0
0
0
WEL(1)
1.
WEL and WIP are volatile read-only bits (WEL is set and reset by specific instructions; WIP is automatically
set and reset by the internal logic of the device).
WIP(1)
C
D
S
2
1
3456789 10 11 12 13 14 15
Instruction
0
AI02031E
Q
7
6543210
Status Register Out
High Impedance
MSB
7
6543210
Status Register Out
MSB
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com