AT45DB641E datasheet(37/78 Pages) RENESAS

37 / 78 page

DS-AT45DB641E-027 Rev. O

Page 37

6/30/23

AT45DB641E Datasheet

9.2.1

Programming the Security Register

The user programmable portion of the Security Register does not need to be erased before it is programmed.

To program the Security Register, a 4-byte opcode sequence of 9Bh, 00h, 00h, and 00h must be clocked into the

device. After the last bit of the opcode sequence has been clocked into the device, the data for the contents of the

64-byte user programmable portion of the Security Register must be clocked in.

After the last data byte has been clocked in, the CS pin must be deasserted to initiate the internally self-timed

program cycle. The programming of the Security Register takes place in a time of tP, during which time the

RDY/BUSY bit in the Status Register indicates that the device is busy. If the device is powered-down during the

program cycle, then the contents of the 64-byte user programmable portion of the Security Register cannot be

guaranteed.

If the full 64 bytes of data are not clocked in before the CS pin is deasserted, then the values of the byte locations

not clocked in cannot be guaranteed.

Example: If only the first two bytes are clocked in instead of the complete 64 bytes, then the remaining 62 bytes of

the user programmable portion of the Security Register cannot be guaranteed. Furthermore, if more than 64 bytes

of data are clocked into the device, the data wraps around to the beginning of the register. For example, if 65 bytes

of data are clocked in, then the 65th byte is stored at byte location 0 of the Security Register.

Warning: The user programmable portion of the Security Register can only be programmed one time. Thus, it is

not possible, for example, to only program the first two bytes of the register and then program the remaining 62

bytes at a later time.

The Program Security Register command uses Buffer 1 for processing. Thus, the contents of Buffer 1 are altered

from their previous state when this command is issued.

Figure 14. Program Security Register

9.2.2

Reading the Security Register

To read the Security Register, an opcode of 77h and three dummy bytes must be clocked into the device. After the

last dummy bit has been clocked in, the contents of the Security Register can be clocked out on the SO pin. After

the last byte of the Security Register has been read, additional pulses on the SCK pin result in undefined data

being output on the SO pin.

Deasserting the CS pin terminates the Read Security Register operation and put the SO pin into a high-

impedance state.

Figure 15. Read Security Register

Data

9Bh

00h

Data

n + 1

Data

n + 63

Each transition represents eight bits

77h

Data

n + 1

Data

n + x

Each transition represents eight bits

AT45DB641E Datasheet(PDF) 37 Page - Renesas Technology Corp

AT45DB641E Datasheet(HTML) 37 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL