Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M28C64C Datasheet(PDF) 4 Page - STMicroelectronics

Part # M28C64C
Description  64 Kbit 8Kb x8 Parallel EEPROM
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M28C64C Datasheet(HTML) 4 Page - STMicroelectronics

  M28C64C Datasheet HTML 1Page - STMicroelectronics M28C64C Datasheet HTML 2Page - STMicroelectronics M28C64C Datasheet HTML 3Page - STMicroelectronics M28C64C Datasheet HTML 4Page - STMicroelectronics M28C64C Datasheet HTML 5Page - STMicroelectronics M28C64C Datasheet HTML 6Page - STMicroelectronics M28C64C Datasheet HTML 7Page - STMicroelectronics M28C64C Datasheet HTML 8Page - STMicroelectronics M28C64C Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
AI00877C
ADDRESS
LATCH
A5-A12
(Page Address)
ATD & CONTROL LOGIC
64K ARRAY
ADDRESS
LATCH
A0-A4
Y DECODE
VPP GEN
RESET
SENSE AND DATA LATCH
I/O BUFFERS
RB
E
G
W
PAGE LOAD
TIMER STATUS
TOGGLE BIT
DATA POLLING
DQ0-DQ7
Figure 3. Block Diagram
Microcontroller Control Interface
The M28C64C provides two write operation status
bits and one status pin that can be used to minimize
the system write cycle. These signals are available
on the I/O port bits DQ7 or DQ6 of the memory
during programming cycle only, or as the RB signal
on a separate pin.
DQ7
DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0
DP
TB
PLTS Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Figure 4. Status Bit Assignment
DP = Data Polling
TB = Toggle Bit
PLTS = Page Load Timer Status
Data Polling bit (DQ7). During the internal write
cycle, any attempt to read the last byte written will
produce on DQ7 the complementary value of the
previously latched bit. Once the write cycle is fin-
ished the true logic value appears on DQ7 in the
read cycle.
Toggle bit (DQ6). The M28C64C offers another
way for determining when the internal write cycle
is completed. Duringthe internal Erase/Write cycle,
DQ6 will toggle from ”0” to ”1” and ”1” to ”0” (the
first read value is ”0”) on subsequent attempts to
read any address in the memory. When the internal
cycle is completed the toggling will stop and the
device will be accessible for a new Read or Write
operation.
Page Load Timer Status bit (DQ5). In the Page
Write mode data may be latched by E or W up to
100
µs after the previous byte. Up to 32 bytes may
be input. The Data output (DQ5) indicates the
status of the internal Page Load Timer. DQ5 may
be read by asserting Output Enable Low (tPLTS).
DQ5 Low indicates the timer is running,
High
indicates time-out after which the write cycle will
start and no new data may be input.
Ready/Busy pin. The RB pin provides a signal at
its open drain output which is low during the
erase/write cycle, but which is released at the
completion of the programming cycle.
4/15
M28C64C, M28C64X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com