6.17 Switching Characteristics—2.5V Supply

VCC1 = VCC2 = 2.5V ±10% (over recommended operating conditions unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

tPLH, tPHL

Propagation delay time

at 100kbps

See Section 7

4.75

8.4

14.5

ns

PWD

Pulse width distortion(1) |tPHL – tPLH|

0.55

2.6

tsk(o)

Channel-to-channel output skew time(2)

Same-direction channels

1.5

ns

tsk(pp)

Part-to-part skew time(3)

3

tr

Output signal rise time

See Section 7

5

ns

tf

Output signal fall time

5

tPHZ

Disable propagation delay, high-to-high impedance output

See Section 7

19

ns

tPLZ

Disable propagation delay, low-to-high impedance output

17

tPZH

Enable propagation delay, high impedance-to-high output for

device with EN

See Section 7

17

ns

tPZL

Enable propagation delay, high impedance-to-low output for

device with EN

12

tPU

Time from VCC UVLO to valid output data

VCC ramp < 1µs

80

µs

tDO

Default output delay time from input power loss

Measured from the time VCC goes

below VCC_UVLO–(MIN). See Section 7

0.047

0.1

µs

tie

Time interval error

216 – 1 PRBS data at 100Mbps

0.22

ns

(1)

Also known as pulse skew.

(2)

tsk(o) is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same

direction while driving identical loads.

(3)

tsk(pp) is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same

direction while operating at identical supply voltages, temperature, input signals and loads.

ISO6440-Q1, ISO6441-Q1, ISO6442-Q1

SLLSG11 – APRIL 2026

www.ti.com

20

Submit Document Feedback

Copyright © 2026 Texas Instruments Incorporated

Product Folder Links: ISO6440-Q1 ISO6441-Q1 ISO6442-Q1