Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPC4064 Datasheet(PDF) 3 Page - Renesas Technology Corp

Part # UPC4064
Description  Low Power Consumption J-FET Input Quad Operational Amplifiers
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPC4064 Datasheet(HTML) 3 Page - Renesas Technology Corp

  UPC4064 Datasheet HTML 1Page - Renesas Technology Corp UPC4064 Datasheet HTML 2Page - Renesas Technology Corp UPC4064 Datasheet HTML 3Page - Renesas Technology Corp UPC4064 Datasheet HTML 4Page - Renesas Technology Corp UPC4064 Datasheet HTML 5Page - Renesas Technology Corp UPC4064 Datasheet HTML 6Page - Renesas Technology Corp UPC4064 Datasheet HTML 7Page - Renesas Technology Corp UPC4064 Datasheet HTML 8Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
UPC834, UPC4064
R03DS0153EJ0200 Rev.2.00
Page 3 of 7
Feb.21.25
ELECTRICAL CHARACTERISTICS (TA = 25 °C, V ± = ±15 V)
Parameter
Symbol
MIN.
TYP.
MAX.
Unit
Test Conditions
Input Offset Voltage
VIO
±2
±10
mV
RS ≤ 50 Ω
Input Offset Current
IIO
±5
±50
pA
Input Bias Current Note6
IB
10
100
pA
Large Signal Voltage Gain
AV
3000
9000
RL ≥ 10 kΩ, VO = ±10 V
Circuit Current Note7
ICC
800
1000
μA
IO = 0 A
Common Mode Rejection Ratio
CMR
70
90
dB
Supply Voltage Rejection Ratio
SVR
70
90
dB
Voltage Output Swing
Vom
±12
+14.0
-13.6
V
RL ≥ 10 kΩ
Input Common-Mode Voltage
Range
VICM
±12
+15
-13
V
Slew Rate
SR
3
V/μs
AV = 1
Unity Gain Frequency
funity
1
MHz
Input Equivalent Noise Voltage
Density
en
30
nV/
Hz
RS = 100 Ω, f = 1 kHz
Channel Separation
120
dB
Input Offset Voltage
VIO
±15
mV
RS ≤ 50 Ω, TA = -20 to +70 °C
Average VIO Temperature Drift
Δ
VIO/ΔT
±10
μV/°C
TA = -20 to +70 °C
Input Offset Current
IIO
±2
nA
TA = -20 to +70 °C
Input Bias Current Note6
IB
3.5
nA
TA = -20 to +70 °C
[Note] 6. The direction of the input bias current is the same direction that flows into the IC because the first stage is
comprised of Pch J-FET. When TJ = 25 °C or higher, it increases exponentially with increase in temperature
(please see IB vs. TA characteristics). During measurement, please kindly take care of TJ
≒TA.
7. It is the current that flows into the internal circuit. This current flow is irrespective of the channel usage.
Note
Special attention is required for insulation between pins on a board, since the UPC834 has a high-input
impedance characteristic.



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com