AS7341L datasheet(38/65 Pages) AMSOSRAM

38 / 65 page

Document Feedback

AS7341L

Datasheet

• PUBLIC

DS000718

• v1-00 • 2020-May-25

│ 37

AZ_CONFIG Register (Address 0xD6)

The following register configures how often the spectral engine offsets are reset (auto zero) to

compensate for changes of the device temperature. The typical time auto zero needs to be completed

is 15 ms.

Figure 48:

AZ_CONFIG Register

Addr: 0xD6

AZ_CONFIG

Bit

Bit Name

Default

Access

Bit Description

7:0

AZ_NTH_ITERATION

255

AUTOZERO FREQUENCY.

Sets the frequency at which the device performs auto

zero of the spectral engines.

Note: If

FDEN = “1” auto zero is also done for ADC 5.

VALUE

AUTOZERO FREQUENCY

Never (not recommended)

Every integration cycle

Every 2 cycles

…

Every “AZ_NTH_ITERATION” cycle

254

Every 254 cycles

255

Only before first measurement cycle

AGC_GAIN_MAX Register (Address 0xCF)

Figure 49:

AGC_GAIN_MAX Register

Addr: 0xCF

AGC_GAIN_MAX

Bit

Bit Name

Default

Access

Bit Description

7:4

reserved

3:0

AGC_AGAIN_MAX

AGC Gain Max.

Sets the maximum gain for AGC engine to

2��_��_��_��

Default value is 9 (256x). The range can be set from

0 (0.5x) to 10 (512x).

AS7341L Datasheet(PDF) 38 Page - ams-OSRAM AG

AS7341L Datasheet(HTML) 38 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

Datasheet Download

Link URL