 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
RX72N Datasheet(PDF) 90 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RX72N Datasheet(HTML) 90 Page - Renesas Technology Corp |
|
|
90 / 179 page  R01DS0343EJ0120 Rev.1.20 Page 90 of 179 Nov 15, 2023 RX72N Group 2. Electrical Characteristics Note 1. The 12-bit A/D converter cannot be used. Table 2.12 Operating Frequency (Low-Speed Operating Mode 2) Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0, VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V, Ta = Topr Item Symbol Min. Typ. Max. Unit Operating frequency System clock (ICLK) f 32 — 264 kHz Peripheral module clock (PCLKA) — — 264 Peripheral module clock (PCLKB) — — 264 Peripheral module clock (PCLKC)*1 —— 264 Peripheral module clock (PCLKD)*1 —— 264 Flash-IF clock (FCLK) 32 — 264 External bus clock (BCLK) — — 264 BCLK pin output — — 264 SDRAM clock (SDCLK) Package of 144 pins or more — — 264 SDCLK pin output Package of 144 pins or more — — 264 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
