| Electronic Components Datasheet Search |
|
RX72T Datasheet(PDF) 60 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RX72T Datasheet(HTML) 60 Page - Renesas Technology Corp |
|
60 / 120 page ![]() R01DS0331EJ0110 Rev.1.10 Page 60 of 120 Oct 06, 2023 RX72T Group 2. Electrical Characteristics 2.4.1 Reset Timing Figure 2.2 Reset Input Timing at Power-On Figure 2.3 Reset Input Timing Table 2.15 Reset Timing Conditions: VCC = 2.7 to 5.5 V, VCC_USB = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5V, VSS = VSS_USB = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr Item Symbol Min. Typ. Max. Unit Test Conditions RES# pulse width Power-on tRESWP 2.0 — — ms Figure 2.2 Deep software standby mode tRESWD 0.6 — — Figure 2.3 Software standby mode tRESWS 0.3 — — Programming or erasure of the code flash memory, or programming, erasure or blank checking of the data flash memory tRESWF 200 — — µs Other than above tRESW 200 — — Waiting time after release from the RES# pin reset tRESWT 62 — 63 tLcyc Figure 2.2 Internal reset time (independent watchdog timer reset, watchdog timer reset, software reset) tRESW2 108 — 116 VCC RES# Internal reset signal (Low is valid) tRESWP tRESWT RES# Internal reset signal (Low is valid) tRESWD, tRESWS, tRESWF, tRESW tRESWT |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |