Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RZ/T2ME Datasheet(PDF) 89 Page - Renesas Technology Corp

Part # RZ/T2ME
Description  RZ Arm-based High-end 32 & 64-bit MPUs
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RZ/T2ME Datasheet(HTML) 89 Page - Renesas Technology Corp

Back Button RZ/T2ME Datasheet HTML 85Page - Renesas Technology Corp RZ/T2ME Datasheet HTML 86Page - Renesas Technology Corp RZ/T2ME Datasheet HTML 87Page - Renesas Technology Corp RZ/T2ME Datasheet HTML 88Page - Renesas Technology Corp RZ/T2ME Datasheet HTML 89Page - Renesas Technology Corp RZ/T2ME Datasheet HTML 90Page - Renesas Technology Corp RZ/T2ME Datasheet HTML 91Page - Renesas Technology Corp RZ/T2ME Datasheet HTML 92Page - Renesas Technology Corp RZ/T2ME Datasheet HTML 93Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 116 page
background image
2.5.5.11
SPI Timing
Table 2.35
SPI timing (1 of 2)
Conditions: VOH = VCC33 × 0.5, VOL = VCC33 × 0.5, C = 30 pF
Parameter
Symbol
Min.*1
Max.*1
Unit*1
Reference
figure
RSPCK clock cycle
Master
tSPcyc
2
4096
tSPIcyc Figure 2.65
Slave
2
4096
RSPCK clock high level pulse width
Master
tSPCKWH
(tSPcyc − tSPCKr −
tSPCKf) / 2 − 2.5
ns
Slave
1
tSPIcyc
RSPCK clock low level pulse width
Master
tSPCKWL
(tSPcyc − tSPCKr −
tSPCKf) / 2 − 2.5
ns
Slave
1
tSPIcyc
RSPCK clock rising/falling time
Output
tSPCKr,
tSPCKf
3
ns
Input
1
ns
Data input setup time
Master
tSU
5
ns
Figure 2.66 to
Figure 2.72
Slave
3
Data input hold time
Master
tH
3
ns
Slave
3
SSL setup time
Master
tLEAD
N × tSPcyc − 3*2
N × tSPcyc + 3*2
ns
Figure 2.66 to
Figure 2.69
Slave
4
tSPIcyc
SSL hold time
Master
tLAG
N × tSPcyc − 3*3
N × tSPcyc + 3*3
ns
Slave
4
tSPIcyc
Continuous transmission delay
Master
tTD
tSPcyc + 2 × tSPIcyc
8 × tSPcyc + 2 ×
tSPIcyc
ns
Slave
tSPcyc + 5 × tSPIcyc
TI-SSP SS input setup time
tTISS
3
ns
Figure 2.70 to
Figure 2.72
TI-SSP SS input hold time
tTISH
3
ns
TI-SSP next access time
tTIND
M*4
tSPIcyc
TI-SSP Master SS output delay
tTISSOD
-3
3
ns
TI-SSP Master OE delay 1
tTIMOED1
2
ns
TI-SSP Master OE delay 2
tTIMOED2
2
ns
TI-SSP Slave OE delay 1
tTISOED1
12
ns
TI-SSP Slave OE delay 2
tTISOED2
8
ns
Data output delay time
Master
tOD
3
ns
Figure 2.66 to
Figure 2.72
Slave
12
ns
Data output hold time
Master
tOH
-3
ns
Slave
3
MOSI, MISO rising/falling time
Output
tDr, tDf
3
ns
Input
1
µs
SSL rising/falling time
Output
tSSLr, tSSLf
3
ns
Figure 2.66,
Figure 2.67
Input
1
µs
RZ/T2ME Datasheet
2. Electrical Characteristics
R01DS0441EJ0110 Rev.1.10
Mar 13, 2026
Page 89 of 116



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com