 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
8SLVP2102 Datasheet(PDF) 1 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
8SLVP2102 Datasheet(HTML) 1 Page - Renesas Technology Corp |
|
|
1 / 23 page  1 ©2018 Integrated Device Technology, Inc. March 13, 2018 Description The 8SLVP2102 is a high-performance differential LVPECL fanout buffer. The device is designed for the fanout of high-frequency, very low additive phase-noise clock and data signals. The 8SLVP2102 is characterized to operate from a 3.3V or 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 8SLVP2102 ideal for those clock distribution applications demanding well-defined performance and repeatability. Two selectable differential inputs and four low skew outputs are available. The integrated bias voltage reference enables easy interfacing of single-ended signals to the device inputs. The device is optimized for low power consumption and low additive phase noise. Pin Assignment 8SLVP2102 16-Lead VFQFPN 3.0mm x 3.0mm x 0.925mm package body NL Package Top View Features • Two low skew, low additive jitter LVPECL output pairs • Two selectable, differential clock input pairs • Differential pairs can accept the following differential input levels: LVDS, LVPECL, CML • Maximum input clock frequency: 2GHz • Output skew: 5ps (typical) • Propagation delay: 225ps (maximum) • Low additive phase jitter, RMS, fREF = 156.25MHz, VPP = 1V, 12kHz – 20MHz: 36fs (maximum) • Full 3.3V and 2.5V supply voltage • Maximum device current consumption (IEE): 56mA (maximum) • Available in lead-free (RoHS 6), 16-Lead VFQFPN package • -40°C to 85°C ambient operating temperature • Supports case temperature ≤105°C operations • Accepts single-ended LVCMOS levels. See Applications section • Differential PCLKA, nPCLKA and PCLKB, nPCLKB pairs can also accept single-ended LVCMOS levels. See Applications section Wiring the Differential Input Levels to Accept Single-ended Levels (Figure 1A and Figure 1B) Block Diagram 1 2 3 4 12 11 10 9 13 14 15 16 8 7 6 5 VREF nPCLKA PCLKA VCC nQB0 QB1 nQB1 QB0 Voltage Reference PCLKA nPCLKA PCLKB nPCLKB VREF QA0 nQA0 QA1 nQA1 QB0 nQB0 QB1 nQB1 VCC VCC Low Phase Noise, Dual 1-to-2, 3.3V, 2.5V LVPECL Output Fanout Buffer 8SLVP2102 Datasheet |
Similar Part No. - 8SLVP2102_V01 |
|
Similar Description - 8SLVP2102_V01 |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
