| Electronic Components Datasheet Search |
|
XFP236 Datasheet(PDF) 9 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
XFP236 Datasheet(HTML) 9 Page - Renesas Technology Corp |
|
9 / 25 page ![]() 9 ©2019-2023 Renesas Electronics Corporation R31DS0029EU0601 September 13, 2023 XF Datasheet Output Load LVDS. Differential. — 100 — Ω LVPECL. VDD - 2.0V. — 50 — HCSL. To GND. — 50 — TST Start-up Time Output valid time after VDD meets minimum specified level. — 5 — ms tR Output Rise Time LVDS. 20% – 80%, 156.25MHz — 299 400 ps LVPECL. — 287 400 HCSL. — 306 400 CML — 301 400 tF Output Fall Time LVDS. 80% – 20%, 156.25MHz — 279 400 ps LVPECL. — 274 400 HCSL. — 284 400 CML — 279 400 ODC Output Clock Duty Cycle LVDS. 156.25MHz 48 — 52 % LVPECL. 156.25MHz 48 — 52 HCSL. 156.25MHz 48 — 52 CML 156.25MHz 48 — 52 TOE Output Enable/Disable Time — — — 1 — ms Table 15. 3.3V AC Electrical Characteristics (Cont.) VDD = 3.3V ±5%, TA = -40°C to +85°C, -40°C to +105°C. Symbol Parameter Test Condition Minimum Typical Maximum Unit |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |