56F827 datasheet(17/60 Pages) FREESCALE

17 / 60 page

Signals and Package Information

56F827 Technical Data, Rev. 12

Freescale Semiconductor

(GPIOF7)

Input/Output

SPI Slave Select—In master mode, this pin is used to arbitrate multiple

masters. In slave mode, this pin is used to select the slave.

Port F GPIO—This General Purpose I/O (GPIO) pin can be individually

programmed as input or output.

After reset, the default state is SS.

TXD0

(SCLK0)

108

Output

Input/Output

Transmit Data (TXD0)—transmit data output

SPI Serial Clock—In master mode, this pin serves as an output, clocking

slaved listeners. In slave mode, this pin serves as the data clock input.

After reset, the default state is SCI output.

RXD0

(MOSI0)

107

Input

Input/Output

Receive Data (RXD0)—receive data input

SPI Master Out/Slave In—This serial data pin is an input to a master device

and an output from a slave device. The MISO line of a slave device is placed

in the high-impedance state if the slave device is not selected.

TXD1

(MISO0)

106

Output

Input/Output

Transmit Data (TXD1)—transmit data output

SPI Master In/Slave Out—This serial data pin is an output to a master device

and an input from a slave device. The master device places data on the MOSI

line one half-cycle before the clock edge the slave device uses to latch the

data.

After reset, the default state is SCI input.

RXD1

(SS0)

105

Input

(Schmitt)

Input

Receive Data (RXD1)— receive data input

SPI Slave Select—In master mode, this pin is used to arbitrate multiple

masters. In slave mode, this pin is used to select the slave.

After reset, the default state is SCI input.

TXD2

(GPIOC6)

104

Output

Input/Output

Transmit Data (TXD2)—transmit data output

Port C GPIO—This General Purpose I/O (GPIO) pin can be individually

programmed as input or output.

After reset, the default state is GPIO output.

RXD2

(GPIOC7)

103

Input/Output

Receive Data (RXD2)— receive data input

Port C GPIO—This General Purpose I/O (GPIO) pin can be individually

programmed as input or output.

After reset, the default state is GPIO input.

Table 2-2 56F827 Signal and Package Information for the 128 Pin LQFP (Continued)

Signal Name

Pin No.

Type

Description

56F827 Datasheet(PDF) 17 Page - Freescale Semiconductor, Inc

56F827 Datasheet(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL