DSP56F826 datasheet(43/60 Pages) FREESCALE

43 / 60 page

Synchronous Serial Interface (SSI) Timing

56F827 Technical Data, Rev. 12

Freescale Semiconductor

Parasitic capacitance due to package, pin to pin, and pin to package base coupling. (1.8pf)

Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing. (2.04pf)

Equivalent resistance for the ESD isolation resistor and the channel select mux. (500 ohms)

Sampling capacitor at the sample and hold circuit. Capacitor 4 is normally disconnected from the input and is only

connected to it at sampling time. (1pf)

Figure 3-24 Equivalent Analog Input Circuit

3.11 Synchronous Serial Interface (SSI) Timing

2. Measured in 10-90% range.

3. LSB = Least Significant Bit.

4. Guaranteed by characterization.

5. tAIC = 1/fADIC

Table 3-14 SSI Master Mode1 Switching Characteristics

Operating Conditions: VSSIO=VSS = VSSA = 0V, VDDA =VDDIO=3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL < 50pF, fop = 80MHz

Parameter

Symbol

Min

Typ

Max

Units

STCK frequency

—

102

MHz

STCK period3

tSCKW

100

—

STCK high time

tSCKH

504

——

STCK low time

tSCKL

504

——

Output clock rise/fall time

—

Delay from STCK high to STFS (bl) high - Master5

tTFSBHM

0.1

—

0.5

Delay from STCK high to STFS (wl) high - Master5

tTFSWHM

0.1

—

0.5

Delay from SRCK high to SRFS (bl) high - Master5

tRFSBHM

0.6

—

1.3

Delay from SRCK high to SRFS (wl) high - Master5

tRFSWHM

0.6

—

1.3

Delay from STCK high to STFS (bl) low - Master5

tTFSBLM

-1.0

—

-0.1

ADC analog input

DSP56F826 Datasheet(PDF) 43 Page - Freescale Semiconductor, Inc

DSP56F826 Datasheet(HTML) 43 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL