| Electronic Components Datasheet Search |
|
DSP56F826 Datasheet(PDF) 47 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56F826 Datasheet(HTML) 47 Page - Freescale Semiconductor, Inc |
|
47 / 60 page ![]() Quad Timer Timing 56F827 Technical Data, Rev. 12 Freescale Semiconductor 47 Figure 3-26 Slave Mode Clock Timing 3.12 Quad Timer Timing Table 3-16 Timer Timing1, 2 Operating Conditions: VSSIO=VSS = VSSA = 0V, VDDA =VDDIO=3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL < 50pF, fop = 80MHz 1. In the formulas listed, T = clock cycle. For 80MHz operation, T = 12.5ns. 2. Parameters listed are guaranteed by design. Characteristic Symbol Min Max Unit Timer input period PIN 4T+6 — ns Timer input high/low period PINHL 2T+3 — ns Timer output period POUT 2T — ns Timer output high/low period POUTHL 1T — ns tTHS tTSS tHS tSS tRFSWLS tRFSWHS tRFBLS tRFSBHS tTXHIS tTXNVS tFTXVS tTXVS tFTXES tTXES tTFSWLS tTFSWHS tTFSBLS tTFSBHS tSCKL tSCKW tSCKH First Bit Last Bit STCK input STFS (bl) input STFS (wl) input STXD SRCK input SRFS (bl) input SRFS (wl) input SRXD |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |