Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

AD9388ABSTZ-5P Datasheet(PDF) 12 Page - Analog Devices

Part # AD9388ABSTZ-5P
Description  10-Bit Integrated, Multiformat, HDTV Video Decoder, RGB Graphics Digitizer, and 2:1 Multiplexed HDMI/DVI Interface
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9388ABSTZ-5P Datasheet(HTML) 12 Page - Analog Devices

Back Button AD9388ABSTZ-5P Datasheet HTML 8Page - Analog Devices AD9388ABSTZ-5P Datasheet HTML 9Page - Analog Devices AD9388ABSTZ-5P Datasheet HTML 10Page - Analog Devices AD9388ABSTZ-5P Datasheet HTML 11Page - Analog Devices AD9388ABSTZ-5P Datasheet HTML 12Page - Analog Devices AD9388ABSTZ-5P Datasheet HTML 13Page - Analog Devices AD9388ABSTZ-5P Datasheet HTML 14Page - Analog Devices AD9388ABSTZ-5P Datasheet HTML 15Page - Analog Devices AD9388ABSTZ-5P Datasheet HTML 16Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 28 page
background image
AD9388A
Rev. B | Page 12 of 28
Pin No.
Mnemonic
Type1
Description
121
RXA_2N
I
Digital Input Channel 2 Complement of Port A in the HDMI Interface.
122
RXA_2P
I
Digital Input Channel 2 True of Port A in the HDMI Interface.
128
RXB_CN
I
Digital Input Clock Complement of Port B in the HDMI Interface.
129
RXB_CP
I
Digital Input Clock True of Port B in the HDMI Interface.
131
RXB_0N
I
Digital Input Channel 0 Complement of Port B in the HDMI Interface.
132
RXB_0P
I
Digital Input Channel 0 True of Port B in the HDMI Interface.
134
RXB_1N
I
Digital Input Channel 1 Complement of Port B in the HDMI Interface.
135
RXB_1P
I
Digital Input Channel 1 True of Port B in the HDMI Interface.
137
RXB_2N
I
Digital Input Channel 2 Complement of Port B in the HDMI Interface.
138
RXB_2P
I
Digital Input Channel 2 True of Port B in the HDMI Interface.
106
DDCA_SDA
I/O
HDCP Slave Serial Data Port A.
1
DDCB_SDA
I/O
HDCP Slave Serial Data Port B.
105
DDCA_SCL
I
HDCP Slave Serial Clock Port A.
144
DDCB_SCL
I
HDCP Slave Serial Clock Port B.
2
SPDIF
O
SPDIF Digital Audio Output.
3
I2S0
O
I2S Audio (Channel 1 and Channel 2).
4
I2S1
O
I2S Audio (Channel 3 and Channel 4).
5
I2S2
O
I2S Audio (Channel 5 and Channel 6).
6
I2S3
O
I2S Audio (Channel 7, and Channel 8).
7
LRCLK
O
LRCLK, Data Output Clock for Left and Right Audio Channels.
8
SCLK
O
Audio Serial Clock Output.
9
MCLKOUT
O
Audio Master Clock Output.
10
EXT_CLAMP
I
External Clamp Signal. This is an optional mode of operation for the
AD9388A.
48
EXT_CLK
I
Clock Input for External Clock and Clamp Mode. This is an optional
mode of operation for the AD9388A.
124
RTERM
I
Sets Internal Termination Resistance. Connect this pin to TGND using
a 500 Ω resistor.
1 G = ground, P = power, I = input, and O = output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com