Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

C167CS-L Datasheet(PDF) 63 Page - Infineon Technologies AG

Part # C167CS-L
Description  16-Bit Single-Chip Microcontroller
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C167CS-L Datasheet(HTML) 63 Page - Infineon Technologies AG

Back Button C167CS-L Datasheet HTML 59Page - Infineon Technologies AG C167CS-L Datasheet HTML 60Page - Infineon Technologies AG C167CS-L Datasheet HTML 61Page - Infineon Technologies AG C167CS-L Datasheet HTML 62Page - Infineon Technologies AG C167CS-L Datasheet HTML 63Page - Infineon Technologies AG C167CS-L Datasheet HTML 64Page - Infineon Technologies AG C167CS-L Datasheet HTML 65Page - Infineon Technologies AG C167CS-L Datasheet HTML 66Page - Infineon Technologies AG C167CS-L Datasheet HTML 67Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 81 page
background image
C167CS-4R
C167CS-L
Data Sheet
59
V2.2, 2001-08
AC Characteristics
External Clock Drive XTAL1
(Operating Conditions apply)
Figure 13
External Clock Drive XTAL1
Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is
limited to a range of 4 MHz to 40 MHz.
It is strongly recommended to measure the oscillation allowance (or margin) in the
final target system (layout) to determine the optimum parameters for the oscillator
operation. Please refer to the limits specified by the crystal supplier.
When driven by an external clock signal it will accept the specified frequency
range. Operation at lower input frequencies is possible but is guaranteed by
design only (not 100% tested).
Table 12
External Clock Drive Characteristics
Parameter
Symbol
Direct Drive
1:1
Prescaler
2:1
PLL
1:N
Unit
min.
max.
min.
max.
min.
max.
Oscillator period
tOSC SR 25
–
20
–
371)
1) The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock generation
mode. Please see respective table above.
5001)
ns
High time2)
2) The clock input signal must reach the defined levels V
IL2 and VIH2.
t1
SR 123)
3) The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency (f
CPU) in
direct drive mode depends on the duty cycle of the clock input signal.
–
5
–
10
–
ns
Low time2)
t2
SR 123)
–
5
–
10
–
ns
Rise time2)
t3
SR –
8
–
5
–
10
ns
Fall time2)
t4
SR –
8
–
5
–
10
ns
MCT02534
3
t
4
t
VIH2
VIL
V
DD
0.5
1
t
2
t
OSC
t



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com