| Electronic Components Datasheet Search |
|
SPEAR-09-B042 Datasheet(PDF) 10 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR-09-B042 Datasheet(HTML) 10 Page - STMicroelectronics |
|
10 / 66 page ![]() Architecture properties SPEAR-09-B042 10/66 4 Architecture properties ● Power save features: – Operating frequency SW programmable – Clock gating functionality – Low frequency operating mode – Automatic power saving controlled from application activity demands ● Customizable logic to embed the customer's application: – 300 Kgate standard cell array – Internal memory pool (64 + 8 Kbyte) fully configurable – Up to 10 internal source clocks (some of these are programmable) – No clock domain limits (every PL_GPIO can clock the customizable logic) – Three memory paths toward the DRAM controller to ensure for optimal bandwidth ● Easily extendable architecture ● External memory bandwidth of each master tuneable to meet the target performance of different applications |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |