| Electronic Components Datasheet Search |
|
MS6330 Datasheet(PDF) 7 Page - MOSA ELECTRONICS |
|
|
|||||||||||||||||||||||||||||
MS6330 Datasheet(HTML) 7 Page - MOSA ELECTRONICS |
|
7 / 11 page ![]() MOSA MS6330 16-Bit Stereo Audio DAC & HP Driver with PD REV 1.0 7 www.mosanalog.com POP NOISE REDUCTION AS POWER-ON-OFF It is effective to prevent the power-on-off pop noise by controlling /PD and PDPR pins. The better control timing is as below. Please refer to the circuit diagram in the page 8. VDD Power-on sequence Power-off sequence PDPR >350ms PD >100ms Music >100ms In power-on sequence, the initial state of /PD is low and PDPR is high, and then PDPR sets low after the /PD sets high at least 100ms. In power-off sequence, enable PDPR function and delay 100ms, and then sets low to /PD. POWER DOWN SEQUENCE The power down sequence is a power-save mode (VDD is on), the power down current of MS6330 is less than 1uA. The control timing is as below. Disable Power-down Enable Power-down PDPR >350ms PD >100ms Delay time Music The delay time is decided by the value of the bypass capacitor. It is 5second for 10uF bypass capacitance. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |