Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9958/PCBZ Datasheet(PDF) 7 Page - Analog Devices

Part # AD9958/PCBZ
Description  2-Channel, 500 MSPS DDS with 10-Bit DACs
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9958/PCBZ Datasheet(HTML) 7 Page - Analog Devices

Back Button AD9958/PCBZ Datasheet HTML 3Page - Analog Devices AD9958/PCBZ Datasheet HTML 4Page - Analog Devices AD9958/PCBZ Datasheet HTML 5Page - Analog Devices AD9958/PCBZ Datasheet HTML 6Page - Analog Devices AD9958/PCBZ Datasheet HTML 7Page - Analog Devices AD9958/PCBZ Datasheet HTML 8Page - Analog Devices AD9958/PCBZ Datasheet HTML 9Page - Analog Devices AD9958/PCBZ Datasheet HTML 10Page - Analog Devices AD9958/PCBZ Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 44 page
background image
AD9958
Rev. A | Page 7 of 44
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER SUPPLY
Total Power Dissipation—Both Channels On, Single-
Tone Mode
315
380
mW
Dominated by supply variation
Total Power Dissipation—Both Channels On, with
Sweep Accumulator
350
420
mW
Dominated by supply variation
Total Power Dissipation—Full Power-Down
13
mW
IAVDD—Both Channels On, Single-Tone Mode
90
105
mA
IAVDD—Both Channels On, Sweep Accumulator,
REFCLK Multiplier, and 10-Bit Output Scalar
Enabled
95
110
mA
IDVDD—Both Channels On, Single-Tone Mode
60
70
mA
IDVDD—Both Channels On, Sweep Accumulator,
REFCLK Multiplier, and 10-Bit Output Scalar
Enabled
70
80
mA
IDVDD_I/O
22
mA
IDVDD = read
30
mA
IDVDD = write
IAVDD Power-Down Mode
2.5
mA
IDVDD Power-Down Mode
2.5
mA
DATA LATENCY (PIPELINE DELAY) SINGLE-TONE MODE2,3
Frequency, Phase, and Amplitude Words to DAC
Output with Matched Latency Enabled
29
SYSCLKs
Frequency Word to DAC Output with Matched
Latency Disabled
29
SYSCLKs
Phase Offset Word to DAC Output with Matched
Latency Disabled
25
SYSCLKs
Amplitude Word to DAC Output with Matched
Latency Disabled
17
SYSCLKs
DATA LATENCY (PIPELINE DELAY) MODULATION MODE3,4
Frequency Word to DAC Output
34
SYSCLKs
Phase Offset Word to DAC Output
29
SYSCLKs
Amplitude Word to DAC Output
21
SYSCLKs
DATA LATENCY (PIPELINE DELAY) LINEAR SWEEP MODE3,4
Frequency Rising/Falling Delta-Tuning Word to DAC
Output
41
SYSCLKs
Phase Offset Rising/Falling Delta-Tuning Word to
DAC Output
37
SYSCLKs
Amplitude Rising/Falling Delta-Tuning Word to DAC
Output
29
SYSCLKs
1 For the VCO frequency range of 160 MHz to 255 MHz, there is no guarantee of operation.
2 Data latency is referenced to I/O_UPDATE.
3 Data latency is fixed.
4 Data latency is referenced to a profile change.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com