HD6432351 datasheet(333/1025 Pages) RENESAS

333 / 1025 page

Section 8 Data Transfer Controller (DTC)

Rev. 3.00 Sep 15, 2006 page 299 of 988

REJ09B0330-0300

8.2.7

DTC Enable Registers (DTCER)

DTCE7

R/W

DTCE6

R/W

DTCE5

R/W

DTCE4

R/W

DTCE3

R/W

DTCE0

R/W

DTCE2

R/W

DTCE1

R/W

Bit

Initial value

R/W

The DTC enable registers comprise six 8-bit readable/writable registers, DTCERA to DTCERF,

with bits corresponding to the interrupt sources that can activate the DTC. These bits enable or

disable DTC service for the corresponding interrupt sources.

The DTC enable registers are initialized to H'00 by a reset and in hardware standby mode.

Bit n—DTC Activation Enable (DTCEn)

Bit n

DTCEn

Description

DTC activation by this interrupt is disabled

(Initial value)

[Clearing conditions]

• When the DISEL bit is 1 and the data transfer has ended

• When the specified number of transfers have ended

DTC activation by this interrupt is enabled

[Holding condition]

When the DISEL bit is 0 and the specified number of transfers have not ended

Note: n = 7 to 0

A DTCE bit can be set for each interrupt source that can activate the DTC. The correspondence

between interrupt sources and DTCE bits is shown in table 8.4, together with the vector number

generated for each interrupt controller.

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all interrupts

are masked, multiple activation sources can be set at one time by writing data after executing a

dummy read on the relevant register.

HD6432351 Datasheet(PDF) 333 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 333 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL