Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HD6432351 Datasheet(PDF) 435 Page - Renesas Technology Corp

Part # HD6432351
Description  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 Datasheet(HTML) 435 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 431Page - Renesas Technology Corp HD6432351 Datasheet HTML 432Page - Renesas Technology Corp HD6432351 Datasheet HTML 433Page - Renesas Technology Corp HD6432351 Datasheet HTML 434Page - Renesas Technology Corp HD6432351 Datasheet HTML 435Page - Renesas Technology Corp HD6432351 Datasheet HTML 436Page - Renesas Technology Corp HD6432351 Datasheet HTML 437Page - Renesas Technology Corp HD6432351 Datasheet HTML 438Page - Renesas Technology Corp HD6432351 Datasheet HTML 439Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 435 / 1025 page
background image
Section 9 I/O Ports
Rev. 3.00 Sep 15, 2006 page 401 of 988
REJ09B0330-0300
Pins PF2 to PF0 are designated as bus control input/output pins (LCAS, WAIT, BREQO,
BACK, BREQ) by means of bus controller settings. At other times, setting a PFDDR bit to 1
makes the corresponding port F pin an output port, while clearing the bit to 0 makes the pin an
input port.
• Modes 3 and 7 [H8S/2351 only]
Setting a PFDDR bit to 1 makes the corresponding port F pin PF6 to PF0 an output port, or in
the case of pin PF7, the φ output pin. Clearing the bit to 0 makes the pin an input port.
Port F Data Register (PFDR)
7
PF7DR
0
R/W
6
PF6DR
0
R/W
5
PF5DR
0
R/W
4
PF4DR
0
R/W
3
PF3DR
0
R/W
0
PF0DR
0
R/W
2
PF2DR
0
R/W
1
PF1DR
0
R/W
Bit
Initial value
R/W
:
:
:
PFDR is an 8-bit readable/writable register that stores output data for the port F pins (PF7 to PF0).
PFDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retains its prior
state after a manual reset, and in software standby mode.
Port F Register (PORTF)
7
PF7
—*
R
6
PF6
—*
R
5
PF5
—*
R
4
PF4
—*
R
3
PF3
—*
R
0
PF0
—*
R
2
PF2
—*
R
1
PF1
—*
R
Bit
Initial value
R/W
Note: * Determined by state of pins PF7 to PF0.
:
:
:
PORTF is an 8-bit read-only register that shows the pin states. Writing of output data for the port
F pins (PF7 to PF0) must always be performed on PFDR.
If a port F read is performed while PFDDR bits are set to 1, the PFDR values are read. If a port F
read is performed while PFDDR bits are cleared to 0, the pin states are read.
After a power-on reset and in hardware standby mode, PORTF contents are determined by the pin
states, as PFDDR and PFDR are initialized. PORTF retains its prior state after a manual reset, and
in software standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com