HD6432351 datasheet(948/1025 Pages) RENESAS

948 / 1025 page

Appendix B Internal I/O Register

Rev. 3.00 Sep 15, 2006 page 914 of 988

REJ09B0330-0300

TSTR—Timer Start Register

H'FFC0

TPU

—

CST5

R/W

CST4

R/W

CST3

R/W

CST0

R/W

CST2

R/W

CST1

R/W

Counter Start

TCNTn count operation is stopped

TCNTn performs count operation

Note: If 0 is written to the CST bit during operation with the TIOC pin designated for output, the

counter stops but the TIOC pin output compare output level is retained. If TIOR is written

to when the CST bit is cleared to 0, the pin output level will be changed to the set initial

output value.

Bit

Initial value

Read/Write

Note: n = 5 to 0

TSYR—Timer Synchro Register

H'FFC1

TPU

—

SYNC5

R/W

SYNC4

R/W

SYNC3

R/W

SYNC0

R/W

SYNC2

R/W

SYNC1

R/W

Timer Synchronization

TCNTn operates independently (TCNT presetting/

clearing is unrelated to other channels)

Notes:

To set synchronous operation, the SYNC bits for at least two channels must

be set to 1.

To set synchronous clearing, in addition to the SYNC bit , the TCNT clearing

source must also be set by means of bits CCLR2 to CCLR0 in TCR.

Bit

Initial value

Read/Write

TCNTn performs synchronous operation

TCNT synchronous presetting/synchronous clearing

is possible

Note: n = 5 to 0

HD6432351 Datasheet(PDF) 948 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 948 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL