Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HD6432351 Datasheet(PDF) 170 Page - Renesas Technology Corp

Part # HD6432351
Description  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 Datasheet(HTML) 170 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 166Page - Renesas Technology Corp HD6432351 Datasheet HTML 167Page - Renesas Technology Corp HD6432351 Datasheet HTML 168Page - Renesas Technology Corp HD6432351 Datasheet HTML 169Page - Renesas Technology Corp HD6432351 Datasheet HTML 170Page - Renesas Technology Corp HD6432351 Datasheet HTML 171Page - Renesas Technology Corp HD6432351 Datasheet HTML 172Page - Renesas Technology Corp HD6432351 Datasheet HTML 173Page - Renesas Technology Corp HD6432351 Datasheet HTML 174Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 1025 page
background image
Section 6 Bus Controller
Rev. 3.00 Sep 15, 2006 page 136 of 988
REJ09B0330-0300
6.2.6
Memory Control Register (MCR)
7
TPC
0
R/W
6
BE
0
R/W
5
RCDM
0
R/W
4
CW2
0
R/W
3
MXC1
0
R/W
0
RLW0
0
R/W
2
MXC0
0
R/W
1
RLW1
0
R/W
Bit
Initial value
R/W
:
:
:
MCR is an 8-bit readable/writable register that selects the DRAM strobe control method, number
of precharge cycles, access mode, address multiplexing shift size, and the number of wait states
inserted during refreshing, when areas 2 to 5 are designated as DRAM interface.
MCR is initialized to H'00 by a power-on reset and in hardware standby mode. It is not initialized
by a manual reset or in software standby mode.
Bit 7—TP Cycle Control (TPC): Selects whether a 1-state or 2-state precharge cycle (TP) is to be
used when areas 2 to 5 designated as DRAM space are accessed.
Bit 7
TPC
Description
0
1-state precharge cycle is inserted
(Initial value)
1
2-state precharge cycle is inserted
Bit 6—Burst Access Enable (BE): Selects enabling or disabling of burst access to areas 2 to 5
designated as DRAM space. DRAM space burst access is performed in fast page mode.
Bit 6
BE
Description
0
Burst disabled (always full access)
(Initial value)
1
For DRAM space access, access in fast page mode
Bit 5—RAS Down Mode (RCDM): When areas 2 to 5 are designated as DRAM space and access
to DRAM is interrupted, RCDM selects whether the next DRAM access is waited for with the
RAS signal held low (RAS down mode), or the RAS signal is driven high again (RAS up mode).
RAS down mode cannot be used with the 2-CAS method. When selecting RAS down mode, set
the BE bit to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com