HD6432351 datasheet(172/1025 Pages) RENESAS

172 / 1025 page

Section 6 Bus Controller

Rev. 3.00 Sep 15, 2006 page 138 of 988

REJ09B0330-0300

Bits 1 and 0—Refresh Cycle Wait Control 1 and 0 (RLW1, RLW0): These bits select the

number of wait states to be inserted in a DRAM interface CAS-before-RAS refresh cycle. This

setting is used for all areas designated as DRAM space. Wait input by the

WAIT pin is disabled.

Bit 1

RLW1

Bit 0

RLW0

Description

No wait state inserted

(Initial value)

1 wait state inserted

2 wait states inserted

3 wait states inserted

6.2.7

DRAM Control Register (DRAMCR)

RFSHE

R/W

RCW

R/W

RMODE

R/W

CMF

R/W

CMIE

R/W

CKS0

R/W

CKS2

R/W

CKS1

R/W

Bit

Initial value

R/W

DRAMCR is an 8-bit readable/writable register that selects the DRAM refresh mode and refresh

counter clock, and controls the refresh timer.

DRAMCR is initialized to H'00 by a power-on reset and in hardware standby mode. It is not

initialized by a manual reset or in software standby mode.

Bit 7—Refresh Control (RFSHE): Selects whether or not refresh control is performed. When

refresh control is not performed, the refresh timer can be used as an interval timer. Refresh control

is not performed in normal mode.

Bit 7

RFSHE

Description

Refresh control is not performed

(Initial value)

Refresh control is performed

HD6432351 Datasheet(PDF) 172 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 172 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL