 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
H8SX1663 Datasheet(PDF) 178 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 Datasheet(HTML) 178 Page - Renesas Technology Corp |
|
|
178 / 1158 page  Section 5 Interrupt Controller Rev.1.00 Jun. 07, 2006 Page 126 of 1102 REJ09B0294-0100 The priority level which is automatically assigned when the IPSETE bit is 1 differs according to the interrupt control mode. In interrupt control mode 0, the I bit in CCR of the CPU is reflected in bit CPUP2. Bits CPUP1 and CPUP0 are fixed 0. In interrupt control mode 2, the values of bits I2 to I0 in EXR of the CPU are reflected in bits CPUP2 to CPUP0. Table 5.7 shows the CPU priority control. Table 5.7 CPU Priority Control Control Status Interrupt Control Mode Interrupt Priority Interrupt Mask Bit IPSETE in CPUPCR CPUP2 to CPUP0 Updating of CPUP2 to CPUP0 0 Default I = any 0 B'111 to B'000 Enabled I = 0 1 B'000 Disabled I = 1 B'100 2 IPR setting I2 to I0 0 B'111 to B'000 Enabled 1 I2 to I0 Disabled |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
