R8C16 datasheet(33/279 Pages) RENESAS

33 / 279 page

R8C/16 Group, R8C/17 Group

5. Reset

Rev.2.10

Jan 19, 2006

Page 20 of 254

REJ09B0169-0210

Table 5.2 shows the Pin Status after Reset, Figure 5.2 shows CPU Register Status after Reset and

Figure 5.3 shows Reset Sequence.

Figure 5.2

CPU Register Status after Reset

Figure 5.3

Reset Sequence

Table 5.2

Pin Status after Reset

Pin Name

Pin Status

Input Port

P3_3 to P3_5, P3_7

Input Port

P4_5 to P4_7

Input Port

b19

Interrupt Table register(INTB)

Program Counter(PC)

User Stack Pointer(USP)

Interrupt Stack Pointer(ISP)

Static Base Register(SB)

Content of addresses 0FFFEh to 0FFFCh

Flag Register(FLG)

IPL

b15

0000h

Data Register(R0)

Data Register(R1)

Data Register(R2)

Data Register(R3)

Address Register(A0)

Address Register(A1)

Frame Base Register(FB)

00000h

0000h

CPU Clock

× 28 Cycles

0FFFCh

0FFFEh

0FFFDh

Content of Reset Vector

20 cycles or above are needed(1)

fRING-S

Internal Reset

Signal

CPU Clock

Address

(Internal Address

Signal)

NOTES:

1. This shows hardware reset

Flash memory activated time

(CPU Clock

× 72 Cycles)

R8C16 Datasheet(PDF) 33 Page - Renesas Technology Corp

R8C16 Datasheet(HTML) 33 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL