Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7764 Datasheet(PDF) 49 Page - Renesas Technology Corp

Part # SH7764
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC Engine Family SH-4A Series
PDF  1752 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7764 Datasheet(HTML) 49 Page - Renesas Technology Corp

Back Button SH7764 Datasheet HTML 45Page - Renesas Technology Corp SH7764 Datasheet HTML 46Page - Renesas Technology Corp SH7764 Datasheet HTML 47Page - Renesas Technology Corp SH7764 Datasheet HTML 48Page - Renesas Technology Corp SH7764 Datasheet HTML 49Page - Renesas Technology Corp SH7764 Datasheet HTML 50Page - Renesas Technology Corp SH7764 Datasheet HTML 51Page - Renesas Technology Corp SH7764 Datasheet HTML 52Page - Renesas Technology Corp SH7764 Datasheet HTML 53Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 1752 page
background image
Rev. 1.00 Nov. 22, 2007 Page xlix of lvi
Table 11.11
16-Bit External Device/Little-Endian Access and Data Alignment
(Areas 0 and 3).................................................................................................. 310
Table 11.12
8-Bit External Device/Little-Endian Access and Data Alignment
(Areas 0 and 3).................................................................................................. 311
Table 11.13
32-Bit External Device/Big-Endian Access and Data Alignment
(Areas 1 and 2).................................................................................................. 312
Table 11.14
32-Bit External Device/Little-Endian Access and Data Alignment
(Areas 1 and 2).................................................................................................. 313
Table 11.15
64-Bit External Device/Big-Endian Access and Data Alignment
(Areas 1 and 2).................................................................................................. 314
Table 11.16
64-Bit External Device/Little-Endian Access and Data Alignment
(Areas 1 and 2).................................................................................................. 315
Table 11.17
Supported Commands for SDRAM .................................................................. 324
Table 11.18
SDRAM Bus Widths and Address Multiplexing
(External Bus Width is 32 Bits) ........................................................................ 327
Table 11.19
Correspondence between Linear Addresses and Tiled Memory Addresses...... 355
Section 12 Direct Memory Access Controller (DMAC)
Table 12.1
Pin Configuration.................................................................................................. 361
Table 12.2
Register Configuration of DMAC......................................................................... 362
Table 12.3
State of Registers in Each Operating Mode .......................................................... 364
Table 12.4
Transfer Request Sources ..................................................................................... 383
Table 12.5
Setting External Request Mode with RS Bits ....................................................... 384
Table 12.6
Selecting External Request Detection with DL, DS Bits ...................................... 385
Table 12.7
Selecting External Request Detection with DO Bit .............................................. 385
Table 12.8
Selecting On-Chip Peripheral Module Request Modes with Bits RS[3:0] ........... 386
Table 12.9
DMA Transfer Matrix in Auto-Request Mode ..................................................... 396
Table 12.10
DMA Transfer Matrix in External Request Mode (Only Channels 0 and 1) .... 396
Table 12.11
DMA Transfer Matrix in On-Chip Peripheral module Request Mode.............. 397
Section 13 Interrupt Controller (INTC)
Table 13.1
Interrupt Types...................................................................................................... 412
Table 13.2
INTC Pin Configuration ....................................................................................... 414
Table 13.3
INTC Register Configuration ............................................................................... 415
Table 13.4
Register States in Each Operating Mode .............................................................. 417
Table 13.5
Interrupt Request Sources and INT2PRI0 to INT2PRI12..................................... 431
Table 13.6
Interrupt Exception Handling and Priority............................................................ 458
Table 13.7
Interrupt Response Time....................................................................................... 465
Table 13.8
Switching Sequence of IRQ1 and IRQ0 Pin Function.......................................... 467



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com