AD7682BCPZ datasheet(6/28 Pages) AD

6 / 28 page

AD7682/AD7689

Rev. 0 | Page 6 of 28

TIMING SPECIFICATIONS

VDD = 4.5 V to 5.5 V, VIO = 2.3 V to VDD, all specifications TMIN to TMAX, unless otherwise noted.

Table 3. 1

Parameter

Symbol

Min

Typ

Max

Unit

Conversion Time: CNV Rising Edge to Data Available

tCONV

2.2

μs

Acquisition Time

tACQ

1.8

μs

Time Between Conversions

tCYC

μs

CNV Pulse Width

tCNVH

Data Write/Read During Conversion

tDATA

1.4

μs

SCK Period

tSCK

SCK Low Time

tSCKL

SCK High Time

tSCKH

SCK Falling Edge to Data Remains Valid

tHSDO

SCK Falling Edge to Data Valid Delay

tDSDO

VIO Above 4.5 V

VIO Above 3 V

VIO Above 2.7 V

VIO Above 2.3 V

CNV Low to SDO D15 MSB Valid

tEN

VIO Above 4.5 V

VIO Above 3 V

VIO Above 2.7 V

VIO Above 2.3 V

CNV High or Last SCK Falling Edge to SDO High Impedance

tDIS

CNV Low to SCK Rising Edge

tCLSCK

DIN Valid Setup Time from SCK Falling Edge

tSDIN

DIN Valid Hold Time from SCK Falling Edge

tHDIN

1 See Figure 2 and Figure 3 for load conditions.

AD7682BCPZ Datasheet(PDF) 6 Page - Analog Devices

AD7682BCPZ Datasheet(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datasheet Download

Link URL