Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS5346 Datasheet(PDF) 34 Page - Cirrus Logic

Part # CS5346
Description  103 dB, 192 kHz, Stereo Audio ADC with 6:1 Input Mux
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5346 Datasheet(HTML) 34 Page - Cirrus Logic

Back Button CS5346 Datasheet HTML 30Page - Cirrus Logic CS5346 Datasheet HTML 31Page - Cirrus Logic CS5346 Datasheet HTML 32Page - Cirrus Logic CS5346 Datasheet HTML 33Page - Cirrus Logic CS5346 Datasheet HTML 34Page - Cirrus Logic CS5346 Datasheet HTML 35Page - Cirrus Logic CS5346 Datasheet HTML 36Page - Cirrus Logic CS5346 Datasheet HTML 37Page - Cirrus Logic CS5346 Datasheet HTML 38Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 40 page
background image
34
DS861PP1
CS5346
7.8.2
Analog Input Selection (Bits 2:0)
Function:
These bits are used to select the input source for the PGA and ADC. Please see Table 12.
7.9
Active Level Control - Address 0Ch
7.9.1
Active High/ Low (Bit 0)
Function:
When this bit is set, the INT pin functions as an active high CMOS driver.
When this bit is cleared, the INT pin functions as an active low open drain driver and will require an exter-
nal pull-up resistor for proper operation.
7.10
Status - Address 0Dh
For all bits in this register, a ‘1’ means the associated condition has occurred at least once since the register
was last read. A ‘0’ means the associated condition has NOT occurred since the last reading of the register.
Status bits that are masked off in the associated mask register will always be ‘0’ in this register. This register
defaults to 00h.
PGASoft
PGAZeroCross
Mode
0
0
Changes to affect immediately
0
1
Zero Cross enabled
1
0
Soft Ramp enabled
1
1
Soft Ramp and Zero Cross enabled (default)
Table 11. PGA Soft Cross or Zero Cross Mode Selection
Sel2
Sel1
Sel0
PGA/ADC Input
0
0
0
Microphone-Level Inputs (+32 dB Gain Enabled)
0
0
1
Line-Level Input Pair 1
0
1
0
Line-Level Input Pair 2
0
1
1
Line-Level Input Pair 3
1
0
0
Line-Level Input Pair 4
1
0
1
Line-Level Input Pair 5
1
1
0
Line-Level Input Pair 6
1
1
1
Reserved
Table 12. Analog Input Multiplexer Selection
76
543
21
0
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Active_H/L
76
543
21
0
Reserved
Reserved
Reserved
Reserved
ClkErr
Reserved
Ovfl
Undrfl



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com