AT89C5122DS-RDRUM datasheet(49/208 Pages) ATMEL

49 / 208 page

AT83R5122, AT8xC5122/23

4202F–SCR–07/2008

Reset Value = X0X0 X000b

Table 26.

Clock Configuration Register 0 - CKCON0 (S:8Fh)

765

43210

WDX2

SIX2

T1X2

T0X2

Bit Number

Bit Mnemonic Description

Reserved

The value read from this bit is indeterminate. Do not set this bit.

6WDX2

Watchdog clock

This control bit is validated when the CPU clock X2 is set; when X2 is low,

this bit has no effect.

Cleared to bypass the 1/2 prescaler.

Set to select the 1/2 output for this peripheral.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

4SIX2

Enhanced UART clock (Mode 0 and 2)

This control bit is validated when the CPU clock X2 is set; when X2 is low,

this bit has no effect.

Cleared to bypass the 1/2 prescaler.

Set to select the 1/2 output for this peripheral.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

2T1X2

Timer 1 clock

This control bit is validated when the CPU clock X2 is set; when X2 is low,

this bit has no effect.

Cleared to bypass the 1/2 prescaler.

Set to select the 1/2 output for this peripheral.

1T0X2

Timer 0 clock

This control bit is validated when the CPU clock X2 is set; when X2 is low,

this bit has no effect.

Cleared to bypass the 1/2 prescaler.

Set to select the 1/2 output for this peripheral.

0X2

System clock Control bit

Cleared to select the PRT output for CPU and all the peripherals .

Set to bypass the PRT prescaler and to enable the individual peripherals ‘X2’

bits.

AT89C5122DS-RDRUM Datasheet(PDF) 49 Page - ATMEL Corporation

AT89C5122DS-RDRUM Datasheet(HTML) 49 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL