 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LTC2402 Datasheet(PDF) 13 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC2402 Datasheet(HTML) 13 Page - Linear Technology |
|
|
13 / 32 page  13 LTC2401/LTC2402 APPLICATIO S I FOR ATIO Table 2. LTC2401/LTC2402 Output Data Format Bit 31 Bit 30 Bit 29 Bit 28 Bit 27 Bit 26 Bit 25 Bit 24 Bit 23 … Bit 4 Bit 3-0 Input Voltage EOC CH SELECT SIG EXR MSB LSB SUB LSBs* VIN > 9/8 • VREF 0 CH0/CH1 1100 0 11... 1 X 9/8 • VREF 0 CH0/CH1 1100 0 11... 1 X VREF + 1LSB 0 CH0/CH1 1100 0 00... 0 X VREF 0 CH0/CH1 1011 1 11... 1 X 3/4VREF + 1LSB 0 CH0/CH1 1011 0 00... 0 X 3/4VREF 0 CH0/CH1 1010 1 11... 1 X 1/2VREF + 1LSB 0 CH0/CH1 1010 0 00... 0 X 1/2VREF 0 CH0/CH1 1001 1 11... 1 X 1/4VREF + 1LSB 0 CH0/CH1 1001 0 00... 0 X 1/4VREF 0 CH0/CH1 1000 1 11... 1 X 0+/0– 0 CH0/CH1 1/0** 0 0 0 0 0 0 ... 0 X –1LSB 0 CH0/CH1 0111 1 11... 1 X –1/8 • VREF 0 CH0/CH1 0111 1 00... 0 X VIN < –1/8 • VREF 0 CH0/CH1 0111 1 00... 0 X *The sub LSBs are valid conversion results beyond the 24-bit level that may be included in averaging or discarded without loss of resolution. **The sign bit changes state during the 0 code. disturb the converter operation. If the selection is made during the conversion state, the result of the conversion in progress may be outside specifications but the following conversions will not be affected. When a fundamental rejection frequency different from 50Hz or 60Hz is required or when the converter must be synchronized with an outside source, the LTC2401/ LTC2402 can operate with an external conversion clock. The converter automatically detects the presence of an external clock signal at the FO pin and turns off the internal oscillator. The frequency fEOSC of the external signal must be at least 2560Hz (1Hz notch frequency) to be detected. The external clock signal duty cycle is not significant as long as the minimum and maximum specifications for the high and low periods tHEO and tLEO are observed. While operating with an external conversion clock of a frequency fEOSC, the LTC2401/LTC2402 provide better than 110dB normal mode rejection in a frequency range fEOSC/2560 ±4% and its harmonics. The normal mode rejection as a function of the input frequency deviation from fEOSC/2560 is shown in Figure 4. Whenever an external clock is not present at the FO pin, the converter automatically activates its internal oscillator and enters the Internal Conversion Clock mode. The LTC2401/ LTC2402 operation will not be disturbed if the change of conversion clock source occurs during the sleep state or during the data output state while the converter uses an INPUT FREQUENCY DEVIATION FROM NOTCH FREQUENCY (%) –12 –8 –4 0 4 8 12 24012 F04 –60 –70 –80 –90 –100 –110 –120 –130 –140 Figure 4. LTC2401/LTC2402 Normal Mode Rejection When Using an External Oscillator of Frequency fEOSC |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
