Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN74ACT3631PCB Datasheet(PDF) 18 Page - Texas Instruments

Part # SN74ACT3631PCB
Description  512 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN74ACT3631PCB Datasheet(HTML) 18 Page - Texas Instruments

Back Button SN74ACT3631PCB Datasheet HTML 14Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 15Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 16Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 17Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 18Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 19Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 20Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 21Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 26 page
background image
SN74ACT3631
512
× 36
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCAS246G – AUGUST 1993 – REVISED APRIL 1998
18
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
FIFO Filled to First Retransmit Word
CLKA
IR
tsu(EN)
th(EN)
RTM
tsk(1)†
CLKB
tpd(C-IR)
12
One or More Write Locations Available
† tsk(1) is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time
between the rising CLKB edge and rising CLKA edge is less than tsk(1), then IR can transition high one CLKA cycle later than shown.
Figure 12. IR Timing From the End of Retransmit Mode When One or More Write Locations Are Available
CLKA
AF
tsu(EN)
th(EN)
RTM
tsk(2)‡
(512 – Y) or More Words Past First Retransmit Word
CLKB
tpd(C-AE)
12
(Y + 1) or More Write Locations Available
‡ tsk(2) is the minimum time between a rising CLKB edge and a rising CLKA edge for AF to transition high in the next CLKA cycle. If the time
between the rising CLKB edge and rising CLKA edge is less than tsk(2), then AF can transition high one CLKA cycle later than shown.
NOTE A: Y is the value loaded in the AF flag offset register.
Figure 13. AF Timing From the End of Retransmit Mode When (Y + 1)
or More Write Locations Are Available



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com