| Electronic Components Datasheet Search |
|
SN74ALVC3651PCB Datasheet(PDF) 1 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SN74ALVC3651PCB Datasheet(HTML) 1 Page - Texas Instruments |
|
1 / 26 page ![]() SN74ALVC3651 2048 × 36 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY SDMS025A – OCTOBER 1999 – REVISED DECEMBER 1999 1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 D Free-Running CLKA and CLKB Can Be Asynchronous or Coincident D Clocked FIFO Buffering Data From Port A to Port B D Synchronous Read-Retransmit Capability D Mailbox Register in Each Direction D Programmable Almost-Full (AF) and Almost-Empty (AE) Flags D Microprocessor Interface Control Logic D Input-Ready and AF Flags Synchronized by CLKA D Output-Ready and AE Flags Synchronized by CLKB D Low-Power 0.8-µm Advanced CMOS Technology D Supports Clock Frequencies up to 100 MHz D Fast Access Times of 6.5 ns D Pin-to-Pin Compatible With 5-V Operating SN74ACT3631, SN74ACT3641, and SN74ACT3651 D Package Options Include 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages description The SN74ALVC3651 is a high-speed, low-power, CMOS, synchronous FIFO memory that supports clock frequencies up to 100 MHz and has read access times as fast as 6.5 ns. The 2048 × 36 dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port takes place with two 36-bit mailbox registers. Each mailbox register has a flag that signals when new mail has been stored. Two or more devices are used in parallel to create wider data paths. Expansion also is possible in word depth. The SN74ALVC3651 is a synchronous FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control. The input-ready (IR) flag and almost-full (AF) flag of the FIFO are two-stage, synchronized to CLKA. The output-ready (OR) flag and almost-empty (AE) flag of the FIFO are two-stage, synchronized to CLKB. Offset values for AF and AE are programmed from port A or through a serial input. The SN74ALVC3651 is characterized for operation from 0 °C to 70°C. For more information on this device family, see the following application reports: D FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering (literature number SCAA009) D FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control (literature number SCAA007) D Metastability Performance of Clocked FIFOs (literature number SCZA004) D FIFO Architecture, Functions, and Applications (literature number SCAA042) D Optimizing DSP-Based Digital Filters With Application-Specific FIFOs (literature number SCAA021) D FIFO Memories: Surface-Mount Packages for PCMCIA Applications (literature number SDMA001A) D Interfacing TI Clocked FIFOs with TI Floating-Point DSPs (literature number SCAA005A) Copyright © 1999, Texas Instruments Incorporated Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Similar Part No. - SN74ALVC3651PCB |
|
Similar Description - SN74ALVC3651PCB |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |