Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS4SD4M16DG-10/IT Datasheet(PDF) 13 Page - Austin Semiconductor

Part # AS4SD4M16DG-10/IT
Description  4 Meg x 16 SDRAM Synchronous DRAM Memory
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AUSTIN [Austin Semiconductor]
Direct Link  http://www.austinsemiconductor.com
Logo AUSTIN - Austin Semiconductor

AS4SD4M16DG-10/IT Datasheet(HTML) 13 Page - Austin Semiconductor

Back Button AS4SD4M16DG-10/IT Datasheet HTML 9Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 10Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 11Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 12Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 13Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 14Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 15Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 16Page - Austin Semiconductor AS4SD4M16DG-10/IT Datasheet HTML 17Page - Austin Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 50 page
background image
SDRAM
SDRAM
SDRAM
SDRAM
SDRAM
AS4SD4M16
AS4SD4M16
Rev. 2.1 6/05
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
13
Austin Semiconductor, Inc.
READs
READ bursts are initiated with a READ command, as shown in
Figure 5.
The starting column and bank addresses are provided
with the READ command, and AUTO PRECHARGE is either
enabled or disabled for that burst access. If AUTO PRECHARGE
is enabled, the row being accessed is precharged at the comple-
tion of the burst. For the generic READ commands used in the
following illustrations, AUTO PRECHARGE is disabled.
During READ bursts, the valid data-out element from
the starting column address will be available following the CAS
latency after the READ command. Each subsequent data-out
element will be valid by the next positive clock edge. Figure 6
shows general timing for each possible CAS latency setting.
Upon completion of a burst, assuming no other
commands have been initiated, the DQs will go High-Z. A
full-page burst will continue until terminated. (At the end of the
page, it will wrap to column 0 and continue.)
Data from any READ burst may be truncated with a
subsequent READ command, and data from a fixed-length READ
burst may be immediately followed by data from a READ
command. In either case, a continuous flow of data can be
maintained. The first data element from the new burst follows
either the last element of a completed burst or the last desired
data element of alonger burst which is being truncated. The
new READ command should be issued x cycles before the clock
edge at which the last desired data element is valid, where x
equals the CAS latency minus one.
Figure 5
READ COMMAND
12345
12345
12345
CLK
CKE
HIGH
CS\
12345678
12345678
12345678901
12345678901
1
1
1
1
123456
123456
1234567890
1234567890
1
1
1
1
RAS\
12345678
12345678
12345678
12345678901
12345678901
12345678901
1
1
1
1
1
1
123456
123456
123456
1234567890
1234567890
1234567890
1
1
1
1
1
1
12345678
12345678
12345678
12345678
12345678
12345678
1
1
1
1
1
1
1234567890123
1234567890123
1234567890123
1
1
1
1
1
1
CAS\
12345678
12345678
12345678
12345678
12345678
12345678
1
1
1
1
1
1
123456
123456
123456
1234567890123
1234567890123
1234567890123
1
1
1
1
1
1
WE\
123
123
123
12345678901234
12345678901234
12345678901234
1
1
1
12
12
12
1234
1234
1234
12345678901
12345678901
12345678901
1
1
1
12
12
12
123
123
123
12345678901234
12345678901234
12345678901234
1
1
12
12
1234
1234
1234
12345678901
12345678901
12345678901
1
1
12
12
A0-A7: x16
BA0, 1
COLUMN ADDRESS
BANK ADDRESS
123
123
123
123
12345678
12345678
1
1
1
1
123
123
12345678901234
12345678901234
1
1
12
12
1234
1234
12345678901
12345678901
1
1
12
12
123
123
123
12345678901234
12345678901234
12345678901234
1
1
1
12
12
12
1234
1234
1234
12345678901
12345678901
12345678901
1
1
1
12
12
12
ENABLE AUTO PRECHARGE
DISABLE AUTO PRECHARGE
A8, A9, A11: x16
A10
Figure 6
CAS LATENCY
123
123
123
123
1234
1234
1234
1234
DON’T CARE
UNDEFINED
CLK
COMMAND
DQ
tLZ
t OH
tAC
CAS Latency = 3
123
123
123
12
12
12
123
123
123
123
123
123
READ
NOP
1234567
1234567
1234567
1234567
DOUT
1234
1234
1234
1234
T0
T1
T2
T3
123
123
123
NOP
T4
123
123
123
NOP
CLK
COMMAND
DQ
tLZ
tOH
tAC
CAS Latency = 2
123
123
123
123
12
12
12
12
123
123
123
123
123
123
123
123
READ
NOP
1234567
1234567
1234567
1234567
DOUT
1234
1234
1234
1234
T0
T1
T2
T3
123
123
123
123
NOP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com