AD9547SLASHPCBZ datasheet(53/104 Pages) AD

53 / 104 page

AD9547

Rev. 0 | Page 53 of 104

DATA BIT N – 1

DATA BIT N

SCLK

SDIO

SDO

tDV

Figure 54. Serial Control Port Timing—Read

SCLK DON'T CARE

DON'T CARE

16-BIT INSTRUCTION HEADER

SDIO

DON'T CARE

A0 A1

A5 A6

A9 A10 A11 A12

R/W

D5 D6

Figure 55. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes of Data

SCLK

SDIO

tHIGH

tLOW

tCLK

tDS

tDH

BIT N

BIT N + 1

Figure 56. Serial Control Port Timing—Write

Table 33. Serial Control Port Timing

Parameter

Description

tDS

Setup time between data and the rising edge of SCLK

tDH

Hold time between data and the rising edge of SCLK

tCLK

Period of the clock

Setup time between the CS falling edge and SCLK rising edge (start of the communication cycle)

Setup time between the SCLK rising edge and CS rising edge (end of the communication cycle)

tHIGH

Minimum period that SCLK should be in a logic high state

tLOW

Minimum period that SCLK should be in a logic low state

tDV

SCLK to valid SDIO and SDO (see Figure 54)

AD9547/PCBZ Datasheet(PDF) 53 Page - Analog Devices

AD9547/PCBZ Datasheet(HTML) 53 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL