Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XRT75R12IB Datasheet(PDF) 13 Page - Exar Corporation

Part # XRT75R12IB
Description  TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT75R12IB Datasheet(HTML) 13 Page - Exar Corporation

Back Button XRT75R12IB Datasheet HTML 9Page - Exar Corporation XRT75R12IB Datasheet HTML 10Page - Exar Corporation XRT75R12IB Datasheet HTML 11Page - Exar Corporation XRT75R12IB Datasheet HTML 12Page - Exar Corporation XRT75R12IB Datasheet HTML 13Page - Exar Corporation XRT75R12IB Datasheet HTML 14Page - Exar Corporation XRT75R12IB Datasheet HTML 15Page - Exar Corporation XRT75R12IB Datasheet HTML 16Page - Exar Corporation XRT75R12IB Datasheet HTML 17Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 90 page
background image
XRT75R12
10
REV. 1.0.4
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
GENERAL CONTROL PINS
PIN #
SIGNAL NAME
TYPE
DESCRIPTION
P3
TEST
****
Factory Test Mode Input Pin
This pin must be connected to GND for normal operation.
NOTE: This input pin is internally pulled "Low".
AE25
TRST
I
Test Reset
Test Boundary Scan
AB23
TMS
I
Test Mode Select
Test Boundary Scan
AB5
TCK
I
Test Clock
Test Boundary Scan
AB4
TDI
I
Test Data Input
Test Boundary Scan
AE2
TDO
O
Test Data Output
Test Boundary Scan
MICROPROCESSOR PARALLEL INTERFACE -
PIN #
SIGNAL NAME
TYPE
DESCRIPTION
J26
Pmode
I
This pin controls the Microprocessor Parallel Interface mode.
"High" sets a Synchronous clocked interface mode with a clock from the Host.
"Low" sets an Asynchronous mode where a clock internal to the XRT75R12 will
time the operations.
P24
PCLK
I
High speed clock supplied by the Host to provide timing in the Synchronous
Interface mode. This signal must be a square-wave.
N24
CS
I
Chip Select Input (active low)
Initiates a read or write operation. When "High", no parallel communication is
active between the LIU and the Host.
N22
WR
I
Write Input (active low)
Enables the Host to write data D[7:0] into the LIU register space at address
Addr[7:0].
N23
RD
I
Read Input (active low)
Commands the LIU to transfer the contents of a register specified by Addr[7:0] to
the Host.
N25
RDY
O
Ready Line Output (active low)
Provides a handshake between the LIU and the Host that communicates when
an operation has been completed.
NOTE: This pin must be pulled "High" with a 3k
Ω ± 1% resistor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com